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ABSTRACT
Switch capacitor converters are a microcosm in the world of power converters
and as such have received little attention in both research and application.
There is a perception that they possess many undesirable operating charac-
teristics, such as inefficiency, poor output regulation and tracking, and large
impulse currents. These perceptions relegate switch capacitor converters to
very niche solutions or even preclude them from consideration.
The focus of this thesis is to outline soft-charging control, which addresses
the stigmas associated with switch capacitor converters. A topology anal-
ysis is performed to determine which topologies can support soft-charging,
and the Dickson charge pump is selected for the continued development of
soft-charging control. The specifics of adapting soft-charging to the Dickson
topology are accomplished through a loop-by-loop analysis to modify the
phase structure and charge vector analysis to calculate the switching thresh-
old control parameters. The result is a capacitive-magnetic, 2-stage hybrid
converter that achieves greater capacitor utilization and effective output reg-
ulation. The interplay between the two stages allows each stage’s operation
to be augmented, while mitigating the drawbacks. This solution is well suited
for large step-down applications that need high efficiency and power density
demonstrated with 8:1 and a 9:1 Dickson converter using soft-charging con-
trol.
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CHAPTER 1
INTRODUCTION
1.1 Introduction
Industrial and consumer demand continues to fuel the evolution of electron-
ics to become faster, smaller, and more efficient. This forces the power
supply to have greater power density and efficiency. A time-tested selection
of converter topologies satisfies most applications, but as the need evolves,
researchers must improve old designs and search for new solutions. One par-
ticularly interesting area of power conversion is large step-down converters,
with applications ranging from portable electronics chargers to data centers.
Like most areas it has been dominated by a variety of magnetic based con-
verters, largely due to the simplicity and robustness of magnetic elements
which include inductors and transformers. A different converter style utilizes
capacitors instead of magnetic elements as the primary energy storage and
transfer elements. While not a new concept, with designs dating back to the
early 1900s [1], capacitive converters are rarely used. This is changing as
new designs utilize the greater energy density of capacitors and the ability
to integrate them, building a bright future for capacitive converters.
Soft-charging control exploits this energy density using the interplay of a
capacitive and a magnetic converter in a hybrid topology [2, 3]. A switched
capacitor converter (SCC) performs an initial large step-down to reduce volt-
age stresses on a magnetic second stage that controls the current and volt-
age in the capacitive stage, while regulating the output. The current con-
trol provided by the magnetic stage permits the capacitors to transfer more
charge per cycle. This increases the energy transferred per cycle, facilitating
lower switching frequencies for the SCC and allowing the capacitors to be
smaller, thereby increasing the power density and efficiency. Soft-charging
was first demonstrated with the series-parallel topology, but is possible with
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other topologies. This leads to a topology analysis to determine which SCC
topologies can support soft-charging. The Dickson charge pump is selected
and the development of soft-charging control for this topology is covered in
this report.
1.2 Thesis Organization
This thesis is divided into three major parts. The first part, Chapters 2
and 3, discusses the landscape of SCC research and the fundamentals of
soft-charging. Researchers are testing ways to improve SCC operating char-
acteristics through parallel converter configurations, more complex control
schemes, and hybrid designs that seek to incorporate magnetic elements into
primarily capacitive converters. After this look at current research, the con-
cept of soft-charging is explained. Using an uncontrolled capacitor charge
transfer to compare the theoretical and practical implementations of soft-
charging, its benefits are explained by comparison. This is followed by an
explanation of the control schemes used to control each stage of the converter
and their interactions.
The second part, Chapters 4 and 5, assesses the ability of standard switch
capacitor topologies to accommodate soft-charging and develops soft-charging
for the Dickson charge pump. The topology analysis looks at the physical
characteristics and determines if they can support soft-charging. The Dick-
son charge pump stands out due to its low conduction losses, component
count, and ability to support soft-charging with little modification. This
leads to an in-depth analysis of the Dickson configuration, which identifies
the challenges of the traditional 2-phase control, and proposes a multi-phase
control. The Dickson topology grows in an asymmetric fashion as the con-
version ratio increases, producing different phase structures for even and odd
conversion ratios. A standard for soft-charging control is developed for each
configuration to manage the differences in the phase structure.
The third part, Chapters 6 and 7, focuses on the implementation. The
component selection and board design process are discussed. The various
sources of losses in the SCC are modeled to establish a benchmark to be
compared with the experimental results. This is followed by the experimental
setup and procedure used to test the Dickson topology in soft-charging. The
2
results are then assessed, looking at operating characteristics such as the
efficiency of each converter stage and the output ripple. Future work is then
proposed, based on what is learned during the process, along with the logical
next steps.
3
CHAPTER 2
POWER CONVERTER LANDSCAPE
The search for high power density power converters to accommodate the
changing needs of electronic devices is expanding to include capacitive solu-
tions that use a switched configuration of capacitors to produce a fractional
voltage conversion. These capacitors serve as the energy storage and transfer
elements in the switching converter in place of inductors. A common way to
understand SCCs is with the ideal model of a transformer representing the
voltage conversion and an output impedance representing the losses, as seen
in Fig. 2.1.
N:1 RS
Figure 2.1: Simplified SCC Conversion Ratio and Loss Model
As control circuitry and switches continue to shrink, the converter vol-
ume becomes primarily determined by the storage elements. Therefore the
storage element energy density becomes an important design consideration
and developing greater power density converters depends on incorporating
energy-dense storage elements with new topologies and controls. Capaci-
tors possess greater energy density than inductors, as seen in Fig. 2.2. This
is a simple look at the energy density of a selection of shielded, high cur-
rent inductors compared to the ceramic capacitors that were selected for this
project. These facts make primarily capacitive converters something that
should be explored.
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Figure 2.2: Energy Density Comparison between Inductors and Capacitors
2.1 Capacitive Converter Research
Switch capacitor converters were first devised in the 1930s as an alternative
high-voltage power supply [1], but have since been plagued by the perception
of inefficiency and poor output regulation [4,5]. Researchers in the 1970s be-
gan to develop a rigorous framework for analyzing SCCs using state space
analysis to expand their application [6, 7]. More recently, two characteris-
tic limits that define SCC operation were derived from the charge transfer
characteristics and the path resistances, as seen in Fig. 2.3 [8–12]. First,
the slow switching limit (SSL) is a result of the charge transfer losses that
occur from any change in the capacitor voltage. This creates an operational
asymptote that guides the combined selection of the capacitor values and
the switching frequency to keep the charge transfer losses from dominating.
Second, the fast switching limit (FSL) is a function of the conduction losses
produced by the average converter current passing through the trace resis-
tances, switches, and capacitor equivalent series resistance (ESR). This forms
a horizontal asymptote, setting a lower bound on converter loss as the charge
transfer losses are reduced. This analysis does not account for the losses that
occur as the switch changes state which increases with frequency and is a pri-
mary reason for limiting the switching frequency [13]. The optimum design
represents a trade-off between the SSL and FSL losses, as seen in Fig. 2.3.
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Figure 2.3: Model SSL and FSL Plot
These fundamental SSL and FSL losses have been a focus of many re-
searchers working to improve SCC operation by looking at the magnitude,
timing, and control of charge flows through the converter. The charge trans-
fer is influenced primarily by four parameters: voltage potential between the
capacitor and system nodes, path resistance, charging current, and capaci-
tance. These parameters interact to determine capacitor operation, including
its losses. The change in energy stored in the capacitor and the losses of the
charging process are a function of the voltage potential and capacitance.
This potential represents a disparity between the capacitor and node volt-
ages causing the capacitor to react by adjusting its voltage through changing
its stored energy, as shown in Eq. (2.1). The charge transfer losses stem
from internal capacitor characteristics [14], but can be simplified to Eq. (2.2)
for capacitors charged by a constant voltage and Eq. (2.3) for capacitors
charged from another capacitor. This encourages a small capacitor voltage
ripple (CVR).
∆Estored =
1
2
C(V 2F − V 2I ) (2.1)
Eloss =
1
2
∆qC ×∆VC = 1
2
C(∆VC)
2 (2.2)
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Eloss =
1
4
C(∆VC)
2 (2.3)
The magnitude of the charge transfer from any one capacitor can be re-
duced by creating parallel copies within the same converter with additional
capacitors and switches [15] or by interleaving multiple converters [16, 17].
The parallel copies increase the capacitance of the system which reduces the
energy transferred from any one capacitor and limits the time spent in each
phase effectively increasing the phase frequency. This reduces the CVR and
the associated impulse currents. These extra capacitors can also be used
to improve load regulation by pulse width modulation (PWM) phase con-
trol [18]. The drawback is the addition of multiple switches and capacitors to
the converter’s power configuration, increasing the converter size and cost.
Other researchers have focused less on the capacitors in the charge transfer
and focused more on how the switches are controlled. Intelligent switch con-
trol can take many forms. Precision switching in a converter can improve the
efficiency, especially if the phase transitions occur when the elements will have
balanced voltages for the next phase. One method involves a process called
soft-switching. Inductors are incorporated into the power paths in series with
the switches. This produces sinusoidal currents through the charging cycle.
The switches are toggled when the sinusoidal oscillation brings the drain-
source voltage to zero to reduce the switch transition losses [19, 20]. This
increases the control complexity and the power component count. The in-
line inductors also add additional resistance which increases the FSL. These
inductors increase the complexity of the design by focusing on the charge
transfer time in the converter to ensure phase transitions occur at zero volt-
age points. This reduces the current magnitude which reduces the conduction
losses in the MOSFET, but these losses are transferred to the inductor’s re-
sistance. While this can improve the switching related losses, it can also
increase losses when the converter is not in resonance.
The switches can also be used to influence the converters operation within
the phase, not just at the transitions. Quasi-switch capacitor (QSC) con-
verters control the capacitor charging current directly by using the switching
MOSFETs in their linear region as current-regulating resistors [21–23]. Typ-
ically SCC operation produces impulse currents from uncontrolled capacitor
charge transfer, but a QSC converter controls the charging current by using
variable resistors, reducing the peak current by setting the current close to
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a constant average current. This allows for slower switching frequencies as
the charge transfer is more evenly distributed throughout the phase at the
cost of increased control complexity. The varying resistance used to regulate
the current changes how the power is dissipated in the MOSFET by chang-
ing the dynamic value from the current to the resistance. While this has
the benefit of reducing the component strain produced by impulse currents,
the total resistive losses are the same because the charge transfer losses are
independent of the resistance of the path.
The research discussed up to this point focuses on the SCC as an isolated
entity that supplies power regardless of the load. Hybrid converter topologies
incorporate a second stage on the output of the SCC to augment its opera-
tion, through a variety of approaches [24–31]. A common hybrid structure
that utilizes a capacitive first stage and a magnetic second stage is known
as a 3-level converter [27–29]. Research on capacitive-magnetic hybrid con-
verters is looking into the relationships between the stages. Combining a
capacitive and a magnetic converter frees both to be used for their optimal
characteristics: the capacitive stage handles large step-down and the mag-
netic stage performs output regulation. This combination allows each stage
to be optimized, and has led to research into fully integrated hybrid con-
verters [30]. A particularly interesting example examines the influence of an
interleaved magnetic converter second stage on the operation of the capaci-
tive first stage [31]. This hybrid structure holds great promise for realizing
techniques that control the charging currents.
Soft-charging utilizes a structure similar to that of a 3-level converter, with
the second stage accomplishing the current control seen in QSC converters.
This enables the losses to be reduced to the minimum conduction losses rep-
resented by the FSL breaking the hold that the characteristic charge transfer
losses impose on SCC operation. Soft-charging does this while still using
basic logic control and achieving improved regulation [2, 3] by cascading a
simple SCC with a high-frequency buck converter at its output to create a
2-stage hybrid converter. The buck converter switches 10 to 25 times faster
than the capacitive stage and simulates a constant-current load. It also op-
erates as a high frequency output regulator to remove the capacitive-stage
voltage ripple. The second stage sets the converter current, but the energy
it absorbs is transferred to the output using the hybrid structure. Continued
work in soft-charging analyzes the viability of various topologies to support
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soft-charging through Kirchhoff’s voltage law (KVL) analysis and adjusts
capacitor sizes to achieve soft-charging [32]. Meanwhile some of the most
recent accomplishments in soft-charging research involve the development
soft-charging converters that accept a wide range of input voltages [33,34].
The concept of soft-charging was originally demonstrated with the series-
parallel topology, but other topologies can support soft-charging with fewer
components, lower voltage switches, and a better FSL. A selection of the
most common topologies are assessed for their operating characteristics and
reviewed for their ability to support soft-charging control in Chapter 4. The
Dickson charge pump is selected for its reduced conduction losses, component
count, and ability to accept soft-charging control with minimal alterations.
The selection of the Dickson is supported by the extensive analysis performed
by Ng in his work [35].
9
CHAPTER 3
SOFT-CHARGING
A simplified SCC model can provide insight into how soft-charging control
influences a SCC’s operation and the resulting efficiency gains. The simu-
lations in Sections 3.1-3.4 use a 10 µF capacitor, 50 mΩ switch resistance,
and a capacitor voltage starting at 4.5 V and charging to 5 V. Using the
equations from Chapter 2 the energy stored and lost can be determined as
well as the quantity of charge transferred, Eqs. (3.1)-(3.6). This results in a
change in the capacitor energy of 23.75 µJ with a fundamental loss of 1.25
µJ from a transfer of 5 µC.
∆Estored =
1
2
C(V 2F − V 2I ) (3.1)
∆Estored =
1
2
10µF × (5.02 − 4.52) = 23.75µJ (3.2)
Eloss =
1
2
C(∆VC)
2 (3.3)
Eloss =
1
2
10µF × (0.5)2 = 1.25µJ (3.4)
C =
Q
V
→ Q = C × V (3.5)
Q = 10µF × 0.5 = 5µC (3.6)
The average current can be determined through taking the derivative of
Eq. (3.5) to produce Eq. (3.7) and using the discrete time and voltage change
to determine the average charging current. This average current is used to
determine the minimum conduction losses with Eq. (3.8).
I(t) = C × dV
dt
⇒ Iavg = C × ∆V
∆t
(3.7)
Ploss = I
2
rms ×R (3.8)
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3.1 Uncontrolled Capacitor Charging
The simple SCC model incorporates a voltage source, a capacitor with an
initial voltage, and a switch that closes at time 0, as shown in Fig. 3.1. Im-
mediately after the switch closes, there is a large impulse current which then
decays as the capacitor charges, as seen in Fig. 3.2a. The rapidly growing
voltage is a function of the impulse current applied to Eq. (3.7), as seen in
Fig. 3.2b. The energy stored or lost in each component of the simulation
can be understood by looking at the mathematics that govern the circuit
operation, Eqs. (3.9)-(3.18). The integral can be transformed to be in terms
of the voltage instead of time.
+
−
VIN
iC
C
+
-
VC
SW
RSW
Figure 3.1: Uncontrolled Capacitor Charging Schematic
Esourced = Ecap + Esw (3.9)
Ecap =
∫ t=∞
t=0
Ic × VCdt =
∫ t=∞
t=0
C × dVC
dt
VCdt (3.10)
Ecap =
∫ VIN
V0
C × VCdVC = C × 1
2
V 2C |VINV0 (3.11)
Ecap =
1
2
C(V 2IN − V 20 ) (3.12)
Esw =
∫ t=∞
t=0
Ic × Vswdt =
∫ t=∞
t=0
C × dVC
dt
(VIN − VC)dt (3.13)
Esw =
∫ VIN
V0
C(VIN − VC)dVC = C(VIN × VC − 1
2
V 2C)|VINV0 (3.14)
Esw = C(V
2
IN − VIN × V0 −
1
2
V 2IN +
1
2
V 20 ) (3.15)
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Figure 3.2: Uncontrolled Capacitor Charging Waveforms
Esw = C(
1
2
V 2IN − VIN × V0 +
1
2
V 20 ) =
1
2
C(VIN − V0)2 (3.16)
Esw =
1
2
C(∆V )2 (3.17)
Esourced =
1
2
C(V 2IN − V 20 ) +
1
2
C(∆V )2 (3.18)
The capacitor energy derived in Eq. (3.12) matches Eq. (2.1) and the
energy dissipated in the resistor derived in Eq. (3.17) matches the charge
transfer losses from Eq. (2.2). The energy sourced is the integrated value of
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the power supplied by the voltage source plotted with the energy stored in the
capacitor seen in Fig. 3.3. The difference indicates the losses that occurred
and is used to determine the efficiency, Eq. (3.19). The impulse currents and
losses observed are created by the voltage potential between the capacitor
and the system nodes, but this potential can be controlled along with the
charge transfer.
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Figure 3.3: Uncontrolled Capacitor Charging Energy
Eff =
∆Estored
Esourced
(3.19)
This simulation sets the average current and charge time for the remaining
simulations using the capacitance and switch resistance. The result is an RC
time constant of 0.5 µs, making the approximate charge time 2.5 µs. Using
the charge transferred and the charge time applied to Eq. (3.7) yields an av-
erage current of 2 A. This average current represents a dc case which has the
smallest RMS current that applied to Eq. (3.8) to determine the conduction
losses shows the lowest achievable conduction loss is 0.5 µJ. The converter
efficiency can be improved if the current is set at this average value, reduc-
ing ohmic losses in the switch. The method used to accomplish this current
control is very important as there is no improvement if switch conduction
losses are reduced only to have the losses occur in the controlling element.
This is the premise of soft-charging, introducing another element to absorb
13
the voltage potential and control the current without simply transferring the
ohmic loss from the original elements to this new element. The remainder
of the simulations will use an average current of 2 A over 2.5 µs to show the
difference soft-charging control makes. While soft-charging typically utilizes
a larger voltage ripple and a slower switching frequency, the same parameters
are used to show the benefits of soft-charging even outside its most desirable
operating range.
3.2 Current-Controlled Capacitor Charging
Soft-charging incorporates a current controlling element, such as a current
source, that provides a place for the voltage potential to occur, as seen in
Fig. 3.4. The current source sets a constant current at 2 A, as seen in
Fig. 3.5a, making the capacitor voltage change linearly, as seen in Fig. 3.5b.
+
−
VIN C
+
-
VC
+
-
VRegIReg
SW
RSW
Figure 3.4: Current-Controlled Capacitor Charging Schematic
The energy absorbed by each element over the capacitor charge cycle can
be modeled mathematically, Eqs. (3.26)-(3.35).
Esourced = Esw + Ecap + EReg (3.20)
Esw =
∫ t=∞
t=0
IReg × Vswdt =
∫ t=∞
t=0
IReg × IReg ×Rswdt (3.21)
Esw =
∫ t=∞
t=0
I2Reg ×Rswdt = I2Reg ×Rsw × t|t=∞t=0 (3.22)
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Figure 3.5: Current-Controlled Capacitor Charging Waveforms
Esw = I
2
Reg ×Rsw ×∆t (3.23)
Ecap =
∫ t=∞
t=0
IReg × VCdt =
∫ t=∞
t=0
C × dVC
dt
VCdt (3.24)
Ecap =
∫ VIN
V0
C × VCdVC = 1
2
C × V 2C |VINV0 (3.25)
Ecap =
1
2
C(V 2IN − V 20 ) (3.26)
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Figure 3.6: Current-Controlled Capacitor Charging Energy
EReg =
∫ t=∞
t=0
IReg × VRegdt =
∫ t=∞
t=0
IReg(VIN − Vsw − VC)dt (3.27)
EReg =
∫ t=∞
t=0
IReg(VIN − VC − IReg ×Rsw)dt (3.28)
EReg =
∫ t=∞
t=0
(IReg(VIN − VC)− I2Reg ×Rsw)dt (3.29)
EReg =
∫ t=∞
t=0
C × dVC
dt
(VIN − VC)dt−
∫ t=∞
t=0
I2Reg ×Rswdt (3.30)
EReg =
∫ VIN
V0
C(VIN − VC)dVC −
∫ t=∞
t=0
I2Reg ×Rswdt (3.31)
EReg = C(VIN × VC − 1
2
V 2C)|VINV0 − I2Reg ×Rsw × t|t=∞t=0 (3.32)
EReg =
1
2
C(∆V )2 − I2Reg ×Rsw ×∆t (3.33)
Esourced = I
2
Reg×Rsw×∆t+
1
2
C(V 2IN−V 20 )+
1
2
C(∆V )2−I2Reg×Rsw×∆t (3.34)
The sourced energy simplifies down to the same quantity of energy from the
uncontrolled case to Eq. (3.35), meaning that some of the energy dissipated
in the resistor now is absorbed by the current source, as seen in Fig. 3.6. This
reduces the ohmic losses in the switch to the minimum of 0.5 µJ of the total
1.25 µJ. The rest of the fundamental charge transfer loss, 0.75 µJ, occurs in
the current source.
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Esourced =
1
2
C(V 2IN − V 2C) +
1
2
C(∆V )2 (3.35)
The next section will show how this energy can be recovered. Soft-charging
uses the second stage of a hybrid converter as the current regulating element.
Therefore all the energy absorbed by this element is actually transferred
toward the output. The efficiency calculation changes to include the energy
captured by the soft-charging regulator, as shown in Eq. (3.36).
Eff =
∆Estored + EReg
Esourced
(3.36)
3.3 Buck Converter-Controlled Capacitor Charging
A high frequency buck converter serves as a practical current regulator, as
seen in Fig. 3.7. This moves the CVR to the buck converter, increasing the
input voltage ripple. However a buck converter is an imperfect realization of
a current source, drawing a discontinuous current due to its switching, as seen
in Fig. 3.8a. This produces the intermittent capacitor voltage changes seen
in Fig. 3.8b. These effects are mitigated by having the buck converter switch
10 to 25 times faster than the SCC and using a small input filter capacitor.
This in turn imposes an SCC frequency ceiling. This hybrid system sees some
of the gains that were observed with the ideal current control. However, the
discontinuous current requires higher conduction currents leaving a larger
portion of the charge transfer losses to be dissipated by the switch.
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Figure 3.7: Buck Converter-Controlled Capacitor Charging Schematic
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Figure 3.8: Buck Converter-Controlled Capacitor Charging Waveforms
The energy in each component of the system can be modeled mathemati-
cally by adapting the energy equations from Section 3.2. The current mag-
nitude is increased using the duty ratio to scale charging current to ensure
the average current is still 2 A. The larger current increases the ohmic losses,
even though the conduction time is shorter. This can be seen in the energy
transfer in Fig. 3.9 where energy is only transferred when the buck converter’s
high side switch is on, reducing the energy transfer time by the duty ratio.
This allows the same energy derivation from Section 3.2 to be used, only now
the current magnitude and charge time are adjusted using the duty ratio as
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seen in Eq. (3.38). The energy transfer controlled by the converter produces
an average current draw that is similar to a constant current source resulting
in some efficiency improvements. However, a closer facsimile to a continu-
ous current source would be better as it would reduce the peak currents and
therefore the conduction losses.
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Figure 3.9: Buck Converter-Controlled Capacitor Charging Energy
Esourced = Esw + Ecap + EReg (3.37)
IReg =
Iavg
D
, ton = ∆t×D (3.38)
Esourced = (I
2
Reg×Rsw× ton)+
1
2
C(V 2IN −V 2C)+
1
2
C(∆V )2− (I2Reg×Rsw× ton)
(3.39)
Esourced =
1
2
C(V 2IN − V 2C) +
1
2
C(∆V )2 (3.40)
3.4 Interleaved Buck Converter-Controlled Capacitor
Charging
The SCC frequency ceiling can be partially side-stepped by using an inter-
leaved buck converter, Fig. 3.10. While the average current is the same, an
interleaved converter can be designed to never have a zero current draw— a
problem of single-phase buck converters. An interleaved converter produces a
continuous current draw, as seen in Fig. 3.11a, making the capacitor voltage
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change more smoothly, as seen in Fig. 3.11b. This allows the SCC stage to
switch faster. Using an interleaved converter scales the frequency difference
needed between the SCC and buck stages by at least the number of con-
verters interleaved, N. The three interleaved converters used in this example
allow the SCC to be only 3.3 to 8.3 times slower than the buck stage.
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x N
Figure 3.10: Interleaved Buck Converter-Controlled Capacitor Charging
Schematic
The element energies can be determined by using the base energy equa-
tions from Section 3.2. The current and charge time must be modified to
accommodate the multiple converter conduction model. The relationship
of the interleaved converter current and charge time to the ideal case are
approximated using the duty ratio and the number of converters as seen
in Eq. (3.42). This increase in frequency range and efficiency obtained for
the SCC stage makes it important to understand how an interleaved buck
converters can improve soft-charging control.
Esourced = Esw + Ecap + EReg (3.41)
IReg =
Iavg
D ×N , ton = ∆t×D (3.42)
Esourced ≈ N(I2Reg×Rsw×ton)+
1
2
C(V 2IN−V 2C)+
1
2
C∆V −N(I2Reg×Rsw×ton)
(3.43)
Esourced =
1
2
C(V 2IN − V 2C) +
1
2
C ×∆V (3.44)
The total energy transferred and stored is the same as in the other cases
that have been tested, but by using an interleaved converter the peak current
is reduced even further from what was seen with a single buck converter case
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Figure 3.11: 3 Interleaved Buck Converter-Controlled Capacitor Charging
Waveforms
improving conduction losses and therefore converter efficiency, as seen in
Fig. 3.12. This is accompanied with a more continuous change in capacitor
voltage over the charging cycle. The practical implications of incorporating
an interleaved buck converter will be explored as part of this project. The
characteristics reduce the ohmic losses and allow for the frequency scaling
that is theorized for interleaved converters.
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Figure 3.12: 3 Interleaved Buck Converter-Controlled Capacitor Charging
Energy
3.5 Control Comparison
The characteristics of these charging methods are compared to see how they
influence the current strain and charging efficiency, Table 3.1. The tradi-
tional uncontrolled charging method achieves a reasonable efficiency, but has
a large peak current that must be accounted for in the design. Using a buck
converter to control the current reduces this peak current and the use of soft-
charging reclaims a portion of the lost energy, increasing the efficiency. The
three interleaved buck converters reduce the peak current even further, which
provides a substantial boost in efficiency and allows the SCC to switch at a
faster rate, increasing the power density. These methods can be compared
to the model of a constant current source which represents the ideal realiza-
tion of soft-charging. Single, dual, and triple interleaved buck converters are
tested in Chapter 7 to see if their practical implementation matches their
theoretical models.
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Table 3.1: Capacitor Charging
Method Peak Current (A) Efficiency (%)
Uncontrolled 10 95
Buck 4 96
3 Interleaved Buck 2.25 97.7
Controlled 2 98
3.6 Soft-Charging
The difference in the converter design between a traditional SCC and a soft-
charging SCC requires some explanation. The result is a hybrid converter
that merges the large step-down capabilities of a capacitive converter and the
output regulation and tracking of a buck converter. The result is no longer
the simple SCC seen in Fig. 3.13a, but the 2-stage hybrid converter seen in
Fig. 3.13b.
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(a) Traditional Halfer Switch Capacitor Converter
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(b) Soft-Charging Halfer Switch Capacitor Converter
Figure 3.13: Soft-Charging Converter Hybrid Structure
The decoupling of the charge transfer losses from the voltage change en-
ables the capacitive converter to operate with a large CVR, using more of
the energy stored in the capacitor. This ripple is a product of switching the
system at a rate far slower than what is optimal for a traditional SCC, result-
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ing in lower switching losses. An important characteristic of soft-charging’s
2-stage construction is that it allows the conversion ratios of the two convert-
ers to be multiplied together, for example a 16:1 converter can be created
with only an 8:1 SCC. This substantially reduces the volume of the SCC
converter. This volume can be reduced further through the capacitor/fre-
quency scaling that occurs between a traditional and a soft-charging SCC.
The capacitor/frequency scaling is based on difference in the traditional and
soft-charging CVR which indicates how much energy is transferred during
each cycle. The magnitude of this scaling is set by the difference in the CVR
which was traditionally restricted to fractions of a volt, but can now be in-
creased to multiple volts. Using the energy change in the capacitor facilitates
a comparison between the two control methods since the energy is the same
as seen in Eq. (3.12)-(3.26). Using this relationship and assuming that the
second stage buck converter is able to remove the ripple introduced by the
SCC, a comparison between the control methods can be accomplished using
the subscript of “T” for traditional and “S” for soft-charging. Assuming that
the CVR is centered around the nominal capacitor value, the equation for the
capacitor energy transfer Eq. (3.45) is modified for the traditional case using
Eq. (3.46). The result is an approximation of the energy that is transferred
by a capacitor in a single cycle of a traditional SCC Eq. (3.48).
E =
1
2
C(V 2F − V 2I ) (3.45)
VF = (1 +
CVR
2
)VT , VI = (1− CVR
2
)VT (3.46)
ET =
1
2
CT (((1 +
CVR
2
)VT )
2 − ((1− CVR
2
)VT )
2) (3.47)
ET =
1
2
CT × V 2T ((1 +
CVR
2
)2 − (1− CVR
2
)2) (3.48)
The energy transferred in the soft-charging case is a little more compli-
cated. The buck converter on the soft-charging SCC output performs an
additional step-down, resulting in an SCC output that is typically twice the
voltage of the traditional configuration, which adjusts the calculation of the
CVR, Eq. (3.49). This voltage difference and the energy that is transferred
through the current setting element make the soft-charging energy transfer
equations, Eqs. (3.49)-(3.51). The last two terms of Eq. (3.51) are load and
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impedance dependent which complicates the basic comparison. The scaling
can be approximated using the energy derived from the first term alone,
truncating it to Eq. (3.53).
VS ≈ 2× VT (3.49)
VF = (1 +
CVR
2
)(2× VT ) , VI = (1− CVR
2
)(2× VT ) (3.50)
ES =
1
2
CS(((2+CVR)VT )
2−((2−CVR)VT )2)+ 1
2
CS(CVR×VT )2−I2Reg×Rsw
(3.51)
ES ≈ 1
2
CS(((2 + CVR)VT )
2 − ((2− CVR)VT )2) (3.52)
ES ≈ 1
2
CS × V 2T ((2 + CVR)2 − (2− CVR)2) (3.53)
The reductions in total capacitance and switching frequency can be best
understood using a sample scenario. An example application requires a strict
output regulation of 3% which results in a CVR of 1.5%. This sets the ripple
magnitude for the traditional case with an output voltage, VT . This can
be compared to the soft-charging configuration operating with a 10% CVR,
Eqs. (3.54)-(3.58).
ET = ES (3.54)
1
2
CT ×V 2T ((1+
CVR
2
)2−(1−CVR
2
)2) ≈ 1
2
CS×V 2T ((2+CVR)2−(2−CVR)2)
(3.55)
CT
CS
≈ ((1 +
0.015
2
)2 − (1− 0.015
2
)2)
((2 + 0.1)2 − (2− 0.1)2) (3.56)
CT
CS
≈ ((1.0075)
2 − (0.9925)2)
((2.1)2 − (1.9)2) (3.57)
CT
CS
≈ 39.9 (3.58)
The scaling factor seen in Eq. (3.58) can be distributed between the ca-
pacitance and the switching frequency because they are inversely dependent.
The exact value depends on the acceptable ripple for each control method,
but this provides a simple mathematical relationship that shows the scale of
capacitance/frequency reduction possible without even taking into account
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the energy reclaimed through the buck converter.
Soft-charging utilizes switching threshold voltages to control the SCC stage
phase transitions at the optimal times to ensure that the converter remains
stable. This switching-threshold control produces a distinct sawtooth-like
waveform that accomplishes load regulation through pulse frequency modu-
lation (PFM) control of the capacitive stage. By monitoring the output of
the SCC stage and comparing it to thresholds determined by the topology
and the CVR, the phase transitions can be triggered at the optimal time
Fig. 3.14.
SCC Buck
PIN POUTvscc
Threshold Control
Figure 3.14: Threshold Control Diagram
The SCC is then connected to a buck converter that utilizes a closed-loop
feedback to perform output tracking and regulation on an order that is faster
than the SCC switching to accommodate for the sloped voltage changes of
its sawtooth-like waveform. The feedback control used for the buck converter
is a simple proportional closed-loop control, using a moving average filter to
dynamically adjust the duty cycle to maintain output tracking with minimal
ripple Fig. 3.15. While the sloping portions of the waveform are managed
through the low pass nature of the buck converter combined with the closed
loop control, the step change components of the sawtooth like waveform
cannot be completely managed by this form of feedback control.
SCC Buck
PIN POUTvscc
Threshold Control Closed-Loop Control
Figure 3.15: Feedback Control Diagram
This closed-loop control is augmented with a feed-forward control which
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anticipates the step voltage change produced by the SCC at the transition
between phases. These transitions create step changes in the buck input
voltage with a magnitude on the order of the CVR or greater. These step
changes on the buck converter input are mitigated by adjusting the duty ratio
of the buck converter at the beginning of a step change voltage transition,
Fig. 3.16. This produces a solution similar to adaptive voltage positioning
[36, 37]. Knowing the approximate magnitude of the step change, the duty
ratio of the buck converter can be adjusted to compensate for the expected
change.
SCC Buck
PIN POUTvscc
Threshold Control
Feed-Forward
     Control
Closed-Loop Control
Figure 3.16: Full Control Diagram
The concept of soft-charging was first demonstrated using the series-parallel
topology. This is an ideal development platform since the phases of this topol-
ogy can be simplified for easier analysis. However the series-parallel topology
is inefficient in operation and construction. This motivates the search to find
other topologies which have better operating characteristics that support
soft-charging. A compilation of common switch capacitor topologies is ana-
lyzed for their ability to support soft-charging. The suitability criteria are
generated through analyzing the series-parallel topology, as well as KVL and
charge vector analysis found in the next chapter to produce the final selection
of the Dickson charge pump.
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CHAPTER 4
TOPOLOGY ANALYSIS
There are a variety of SCC topologies but not all of them can support soft-
charging control. A selection of common topologies will be compared and
their ability to support soft-charging will be determined. The series-parallel
topology is used to develop the criteria necessary to support soft-charging
after which the following topologies will be assessed: Fibonacci, doubler,
ladder, Cockcroft-Walton, and Dickson. Soft-charging re-shapes the char-
acteristic SSL/FSL curve discussed in Chapter 2 by shifting and flattening
the SSL, making the FSL the primary efficiency metric for topology com-
parison. This is seen in the progression of the capacitor charging simulation
where soft-charging results in only the minimum ohmic losses. This analy-
sis starts with the worst FSL and works to the best in Sections 4.1-4.6, as
seen in Fig. 4.1. The conductances of these topologies are shown for com-
parison including a buck/boost and an ideal transformer. This comparison
is more fully explained by Seeman in his work [9, 38, 39]. Each topology is
assessed based on the characteristics of its elements, followed by a loop and
charge vector analysis to determine if soft-charging is supported. The search
concludes with the Dickson topology as the selected topology.
4.1 Series Parallel Topology
A series-parallel topology with three capacitors produces a 4:1 conversion
ratio. This topology requires progressively higher voltage rated switches,
complicating the component selection process, Table 4.1. Switch selection is
contrasted by the single capacitor voltage rating, VOUT . The switch voltage
ratings, its low FSL conductance, and the number of switches, in this case
10 as seen in Fig. 4.2, make for an inefficient topology.
The operation is easy to understand with distinct charging and discharging
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Figure 4.2: Series-Parallel Topology
phases. The current-controlling element influences the capacitors in phase 1
as they discharge in parallel, as seen in Fig. 4.3a, and in phase 2 as they charge
in series, as seen in Fig. 4.3b. The capacitors in both phases can be simplified
to a single loop. The output element can easily adapt to satisfy a single KVL
loop equation, but other topologies have multiple loops which can complicate
the analysis with multiple voltage expectations. The other potential problem
is isolated loops that transfer charge without being controlled by the output
element inhibiting soft-charging. These loops can be identified qualitatively
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Table 4.1: Series-Parallel Characteristics
Element Ratings
Element Voltage Rating
C1, C2 , C3 VOUT
S1, S2, S3, S4, S7 VOUT
S5, S6, S10 2×VOUT
S8, S9 3×VOUT
Element
Conversion Ratio N
Capacitors N
Switches 3N + 1
by looking at the phase schematics, and further quantitative validation is
obtained through taking the inner product of the phase charge vectors to
expose isolated charge transfers. Charge vectors use the amount of charge
transferred by each element during a single cycle normalized with respect
to the total amount of charge transferred to the load through the cycle [9,
10]. A negative inner product is a result of the negative valued elements
in the vector that represent the capacitor charge transfers having a greater
cumulative magnitude than the output power. This indicates that there
are isolated charge transfers occurring between the elements outside of the
influence of the output, which precludes the topology from soft-charging.
This method differentiates itself from analysis performed on the capacitor
and node voltages of the system to determine if the system is stable in soft-
charging [32] by looking at how the system is transferring charge, which is
an indication of the path the current takes. All of the charge transfers must
complete a loop, and by looking at the charge transfers from each capacitor
compared to the charge that passes through the output it can be determined
if the output element is capable of regulating every charge transfer in the
system or if there are transfers outside of its control which preclude soft-
charging. The series-parallel has an inner product of zero which supports
this criterion, as seen in Eq. (4.1).
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Figure 4.3: Series-Parallel Topology Phases
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4.2 Fibonacci Topology
The Fibonacci topology has a conversion ratio that follows the Fibonacci
sequence of 1, 2, 3, 5,... . Therefore, a three-capacitor configuration creates
a 5:1 conversion ratio, as seen in Fig. 4.4. The element ratings also follow
a Fibonacci sequence with both the switches and capacitors needing voltage
ratings ranging from VOUT to 3×VOUT , as seen in Table 4.2, but the greatest
drawback is its FSL. The Fibonacci topology has a similar structure to the
series-parallel topology with a better FSL, and it produces a larger conversion
ratio for a similar number of switches and capacitors.
Unlike the series-parallel, the Fibonacci does not treat the capacitors uni-
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Figure 4.4: Fibonacci Topology
Table 4.2: Fibonacci Characteristics
Element Ratings
Element Voltage Rating
C1 F1×VOUT
C2 F2×VOUT
C3 F3×VOUT
S1, S2, S3, S6 F1×VOUT
S4, S5, S9, S10 F2×VOUT
S7, S8 F3×VOUT
Element
Conversion Ratio FN
Capacitors N
Switches 3N + 1
formly in each phase, making analysis more difficult. The CVR complicates
the analysis of the loops seen in Figs. 4.5a and 4.5b with each loop needing
a similar VOUT . The difference in the charge transferred by each element
seen in the charge vectors below produces different CVRs for some elements.
This unequal CVR makes soft-charging possible based on the phase loop
analysis. Further confirmation comes from the inner product of the charge
vectors, which is equal to zero, confirming that the Fibonacci can support
soft-charging, as seen in Eq. (4.2).
32
C1C2C3 VC1
VC2
VC3 VOUTIOUT
+
+
+
-
-
-
(a) Phase 1
+
−
C1C2C3
VC1
VC2
VC3
VOUTVIN IOUT
+ +
+
- -
-
(b) Phase 2
Figure 4.5: Fibonacci Topology Phases

VIN
C3
C2
C1
VOUT
,

Phase1
0
−1
5
~P1=
1
5
−2
5
3
5


Phase2
−1
5
1
5
~P2= −15
2
5
2
5

~P1 · ~P2 = 0 (4.2)
4.3 Doubler Topology
A three capacitor doubler, as seen in Fig. 4.6, produces a 4:1 converter. The
switch and capacitor voltage ratings fit the name by following a rating pro-
gression set by powers of two, Table 4.3. There is a slight improvement in
the FSL over the Fibonacci, in spite of requiring more components to achieve
the same conversion ratio. The similarity in structure to the Fibonacci sug-
gests that soft-charging might be supported, but the phase and charge vector
analysis shows that is not the case.
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Table 4.3: Doubler Characteristics
Element Ratings
Element Voltage Rating
C1 VOUT
C2 , C3 2×VOUT
S1, S2, S3, S4 VOUT
S5, S6, S7, S8 2×VOUT
Element
Conversion Ratio 2N
Capacitors 2N - 1
Switches 4N
Phase 1 forms an isolated loop of capacitors with C3 and C2, as seen in
Fig. 4.7a, while phase 2 has no isolated loops, as seen in Fig. 4.7b. The
isolated loop in phase 1 precludes the doubler from supporting soft-charging
control. A charge vector inner product of -0.125 reinforces the fact that
soft-charging is not supported on the doubler, as seen in Eq. (4.3).
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Figure 4.7: Doubler Topology Phases
~P1 · ~P2 = −0.125 (4.3)
4.4 Ladder Topology
The ladder topology marks a transition to a different core structure which
uses a common switch base that contains S1 and S2 attached to a string
of switches that grows with the conversion ratio. The full schematic seen
in Fig. 4.8 shows a dense 3:1 converter with only three capacitors and six
switches. Another benefit is that every capacitor and switch only needs to
be rated to withstand VOUT , Table 4.4. This combined with a high FSL
conductance makes the ladder very appealing.
Looking at phase 1 in Fig. 4.9a, it contains an isolated loop consisting of C3
and C2 that precludes soft-charging control. Another isolated loop is present
in phase 2 in Fig. 4.9b using C2 and C1. Therefore soft-charging control
cannot be applied to the ladder topology. The loop analysis is confirmed by
the ladder having a charge vector inner product of -0.444 which also precludes
the ladder from supporting soft-charging, as seen in Eq. (4.4).
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Table 4.4: Ladder Characteristics
Element Ratings
Element Voltage Rating
C1, C2 , C3 VOUT
S1, S2, S3, S4, S5, S6 VOUT
Element
Conversion Ratio N
Capacitors N
Switches N + 3
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Figure 4.9: Ladder Topology Phases
4.5 Cockcroft-Walton Topology
The Cockcroft-Walton [1] has a structure similar to the ladder topology,
the only difference being two additional switches in its base that adjust the
connections of the two branches, as seen in Fig. 4.10. This change results
in a 4:1 converter using three capacitors, but this structure change creates
a new group of capacitors and switches that must be rated for 2×VOUT ,
Table 4.5. The dense structure and similar FSL characteristics to the ladder
topology make the Cockcroft-Walton a desirable candidate, but the phase
analysis indicates problems similar to those of the ladder topology.
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Figure 4.10: Cockcroft-Walton Topology
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Table 4.5: Cockcroft-Walton Characteristics
Element Ratings
Element Voltage Rating
C1 VOUT
C2 , C3 2×VOUT
S1, S2, S3, S4, S5, S8 VOUT
S6, S7 2×VOUT
Element
Conversion Ratio N + 1
Capacitors N
Switches N + 5
Phase 1 contains an isolated loop with C3 and C2, as seen in Fig. 4.11a.
Phase 2, as seen in Fig. 4.11b, has no isolated loops, but at higher conversion
ratios isolated loops are created. These issues preclude the Cockcroft-Walton
from supporting soft-charging control. The charge vector inner product is
also equal to -0.125, concluding that the Cockcroft-Walton cannot support
soft-charging, as seen in Eq. (4.5).
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Figure 4.11: Cockcroft-Walton Phases
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4.6 Dickson Topology
The Dickson topology [35, 40] full schematic can be seen in Fig. 4.12. It
shares its switch configuration and voltage rating with the Cockcroft-Walton,
making the bottom switches rated for VOUT and the upper switches rated
for 2×VOUT . The capacitor ratings are different, requiring higher voltage
capacitors rated to different fractions of the input voltage, Table 4.6. This
characteristic is compensated for by the Dickson’s FSL, which is similar to
the ladder and Cockcroft-Walton.
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Figure 4.12: Dickson Topology
Thus far the analysis has identified few viable topologies, due mostly to iso-
lated capacitor loops. The Dickson is different, based on its phase schematics
in Figs. 4.13a and 4.13b. The influence of the output element is evident in
every loop which makes this a potential candidate for soft-charging. This is
confirmed by an inner product value of 0.0625, as seen in Eq. (4.6).
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Table 4.6: Dickson Characteristics
Element Ratings
Element Voltage Rating
C1 VOUT
C2 2×VOUT
C3 3×VOUT
S1, S2, S3, S4, S5, S8 VOUT
S6, S7 2×VOUT
Element
Conversion Ratio N + 1
Capacitors N
Switches N + 5
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Figure 4.13: Dickson Phases
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4.7 Topology Selection
The results of the topology analysis for viable soft-charging topologies have
yielded the three topologies seen in Table 4.7. Compared to the series-
parallel, the Fibonacci is superior on most counts, producing a dense high
conversion ratio converter with an improved FSL with the marked excep-
tion of the capacitor voltages. However, compared to the Dickson, the Fi-
bonacci loses its appeal. There is a substantial improvement in the FSL and
the switch voltage ratings are better for the Dickson. While the Fibonacci
eventually produces denser high conversion converters, it does not surpass
the Dickson until the ratio exceeds 13:1, making the Dickson holistically a
more desirable topology. The result is the selection of the Dickson as the
platform for continued soft-charging control development. A detailed loop-
by-loop analysis is performed in Chapter 5 to tailor soft-charging control to
the Dickson.
Table 4.7: Topology Comparison
Topology FSL Max VCAP Max VSWITCH Switches Ratio
Series-Parallel Poor VOUT N ×VOUT 3N + 1 N
Fibonacci Good FN−1×VOUT FN−1×VOUT 3N + 1 FN
Dickson Best (N - 1)VOUT 2×VOUT N + 5 N + 1
N = # of Capacitors
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CHAPTER 5
MULTI-PHASE DICKSON DEVELOPMENT
The Dickson topology grows by adding capacitor branches asymmetrically,
which produces distinct even and odd configuration phase structures. This is
demonstrated by analyzing a 6:1 and 7:1 converter with results that apply to
all even and odd configurations. The following analysis assumes a common
capacitor value resulting in a common CVR. Soft-charging controls the phase
transitions by using voltage thresholds on the SCC output. Understanding
the capacitor voltage oscillations and setting the switching thresholds is ac-
complished using charge vectors.
The Dickson topology cycles an equal amount of charge from each element,
1/6 for the 6:1 and 1/7 for the 7:1 of the charge outputted during a cycle.
The charge cycling results in a CVR with a peak-to-peak value of ∆VC . The
voltage change that occurs over the course of a phase can be determined by
using the charge vectors. Each phase has a corresponding charge transfer
vector that models its charge transfer. These charge transfers result in a
common CVR where the magnitude is defined by the amount of charge that is
transferred between the capacitors. The normalized charge vectors allow the
CVR to be set to coincide with the normalized quantity of charge exchanged
between the capacitors, ∆VC . The voltage ripple on the output is twice
the magnitude of the capacitor voltage ripple because the dominant loop
construction contains two capacitors where the discharging capacitor voltage
drops by ∆VC and the charging capacitor voltage grows by ∆VC . This charge
vector analysis is used to develop two switching thresholds for the traditional
phases and to understand the control changes necessary on the Dickson. The
one thing that these vectors do not provide is how the switching references
are related between the phases.
Ideally the VOUT expectations would be the same for both phases allowing
a single switching threshold, but that is not the case. The input capacitor
charges in series with the input source shifting its CVR above its fractional
42
voltage instead of being centered around it. The higher input capacitor volt-
age offsets the CVR of the other capacitors, forcing them slightly above their
fractional value to achieve an equilibrium between the loops. This causes an
upward shift of 0.5×∆VC volts in the output voltage for the second half of
the waveform. These relationships can be confirmed through simulation.
Throughout this chapter the capacitors and switches are numbered for
easy identification. The switches also have their active switch phase noted in
parentheses. The loops are analyzed for their VOUT expectations and com-
pared, catching any problems inhibiting soft-charging. This KVL analysis
utilizes element voltages approximated through a combination of KVL and
charge vector analysis.
5.1 Even Topologies
The full system schematic expands from the 4:1 converter seen in the previous
chapter to a 6:1 by adding capacitors C4 and C5 seen in Fig. 5.1. This
structure produces the approximate capacitor voltages seen in Eqs. (5.1)-
(5.2) and the phase schematics seen in Fig. 5.2. These phase structures can
be described by their charge vectors which are used in chapter 4 to compare
the topologies.
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Figure 5.1: 6:1 Dickson Converter
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The voltage shift induced by the input capacitor, C5, requires the thresh-
old voltages to be offset from one another, as seen in Fig. 5.3, to produce the
switching thresholds Eqs. (5.3) and (5.4). The charge transfers and the VOUT
waveform seen in Fig. 5.3 produce the capacitor voltages at the phase tran-
sitions seen in Table 5.1. An analysis of the loop equations and the element
interactions at the phase transitions is critical for understanding the phase
structure and transitions needed for soft-charging control. The transition
from phase 2 to phase 1 will be analyzed first.
VRef1 = VOUT −∆VC (5.3)
VRef2 = VOUT − 1
2
∆VC (5.4)
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Table 5.1: Even Configuration Initial Capacitor Voltages
Capacitor Phase 1 Voltage Phase 2 Voltage
C5
5
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VIN
5
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VIN + ∆VC
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VIN +
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1
3
VIN -
1
2
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6
VIN -
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2
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1
6
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2
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5.1.1 Transition from Phase 2 to Phase 1
Loop 1 incorporates C2 and C1 in series with the output current sink, as seen
in Fig. 5.4. The capacitor voltages are set by phase 2 where C2 is charged
and C1 discharged, Table 5.1. When these elements form loop 1, the KVL
equation produces the expectation for VOUT seen in Eq. (5.7).
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Figure 5.4: 6:1 Dickson Converter Phase 1 Loop 1
VOUT = VC2 − VC1 (5.5)
VOUT ≈ 1
3
VIN +
1
2
∆VC − (1
6
VIN − 1
2
∆VC) (5.6)
VOUTLoop1 ≈ 1
6
VIN + ∆VC (5.7)
Loop 2 incorporates C4 and C3 in the loop configuration as seen in Fig. 5.5.
The conversion ratio can be changed by adding or subtracting copies of this
loop. The phase 2 influence on the element voltages seen in Table 5.1 pro-
duces a VOUT expectation identical to loop 1, Eq. (5.10).
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Figure 5.5: 6:1 Dickson Converter Phase 1 Loop 2
46
VOUT = VC4 − VC3 (5.8)
VOUT ≈ 2
3
VIN +
1
2
∆VC − (1
2
VIN − 1
2
∆VC) (5.9)
VOUTLoop2 ≈ 1
6
VIN + ∆VC (5.10)
Loop 3 is different from the other loops by containing only one capaci-
tor, C5, as seen in Fig. 5.6. The input source maintains a constant voltage
producing a different CVR on C5 as seen in Table 5.1. The KVL equation
indicates a unique expectation for the VOUT element, as seen in Eq. (5.13).
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Figure 5.6: 6:1 Dickson Converter Phase 1 Loop 3
VOUT = VIN − VC5 (5.11)
VOUT ≈ VIN − 5
6
VIN (5.12)
VOUTLoop3 ≈ 1
6
VIN (5.13)
A comparison of these loop expectations in Eqs. (5.14)-(5.16) shows that
if the value of ∆VC is not approximately zero, loop inequalities result. These
disparate loop expectations produce large impulse currents, precluding the
Dickson topology from efficient soft-charging control. Using LTSpice, the
repercussions of this disparity between the VOUT expectation for loops 1 and
2 and loop 3 can be understood. This disparity occurs across the switches,
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resulting in impulse currents. Making things worse, all the loop currents
should be positive starting at 23 µs. However, loop 3 back flushes charge
from C5 into the input source, as indicated by the negative impulse current
attempting to equalize with loops 1 and 2 as they decay, before C5 starts to
charge as intended, Fig. 5.7.
VOUTLoop1 ≈ 1
6
VIN + ∆VC (5.14)
VOUTLoop2 ≈ 1
6
VIN + ∆VC (5.15)
VOUTLoop3 ≈ 1
6
VIN (5.16)
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Figure 5.7: Even Phase 1 Loop VOUT Expectations and Currents
While this simulation shows the result of incongruent VOUT expectations,
it also alludes to a solution. After 25µs, the loops equalize, and constant
current control takes over operating the converter in soft-charging. This
indicates two distinct phases of operation within phase 1: first loops 1 and
2 discharge to an equilibrium point where loop 3 should be attached. An
additional phase between phase 2 and the traditional phase 1 seen in Fig. 5.8a
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that accomplishes this will be named phase 1’ and has the phase schematic
seen in Fig. 5.8a. This is accomplished with no changes to the structure of
the power paths and only requires independent control of the top switch,
SW10.
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Figure 5.8: Even Soft-Charging Split Phase 1
This new phase structure also adjusts the charge vectors and requires an-
other switching threshold. Each capacitor transfers the same amount of
charge over the two phases as it did during the traditional one, resulting
in the same total voltage change. The division of charge transfer between
phase 1’ and phase 1 is set by the voltage change. The output expectation
for loop 3 only changes by ∆VC , setting the voltage change for phase 1. This
leaves a voltage change of ∆VC for phase 1’ meaning the charge transfers
for loops 1 and 2 are split evenly between the two phases. This produces
the new switching reference for transitioning between these phases seen in
Eq. (5.17). This priming phase adjusts the loop waveforms from what was
seen in Fig. 5.7 by eliminating the impulse currents. The result is the split
phase waveform for the voltage and current that shows true soft-charging, as
seen in Fig. 5.9. With the transition from phase 2 to phase 1 assessed, the
transition from phase 1 to phase 2 can be analyzed.
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VRef1′ = VOUT (5.17)
VRef1 = VOUT −∆VC (5.18)
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Figure 5.9: Even Soft-Charging Phase 1’ and 1 VOUT and Currents
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5.1.2 Transition from Phase 1 to Phase 2
Phase 2 possesses a similar structure to phase 1 with 3 distinct loop types,
as seen in Fig. 5.2b. This analysis starts with loop 1, comprised of C1 and
the output element, as seen in Fig. 5.10. The phase 1 charge transfer results
in an element voltage above the nominal value, Table 5.1. The fact that this
loop only has only one capacitor simplifies the expectation to Eq. (5.20).
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ILoop 1
Figure 5.10: 6:1 Dickson Converter Phase 2 Loop 1
VOUT = VC1 (5.19)
VOUTLoop1 ≈ 1
6
VIN +
1
2
∆VC (5.20)
Loop 2 incorporates two capacitors, C3 and C2, in a series configuration
with the output element, as seen in Fig. 5.11. This loop characterizes the
base loop structure that is used to change the conversion ratio. Phase 1 sets
the capacitor voltages around their nominal value, Table 5.1. The loop 2
equation, Eq. (5.23), produces an expectation that is different from loop 1,
revealing a similar problem to what is observed in the previous phase.
VOUT = VC3 − VC2 (5.21)
VOUT ≈ 1
2
VIN +
1
2
∆VC − (1
3
VIN − 1
2
∆VC) (5.22)
VOUTLoop2 ≈ 1
6
VIN + ∆VC (5.23)
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Figure 5.11: 6:1 Dickson Converter Phase 2 Loop 2
Loop 3 contains C5 and C4, as seen in Fig. 5.12 with the element volt-
ages seen in Table 5.1. The input capacitor, C5, has a higher voltage from
its relationship to the input source in phase 1, resulting in a different loop
expectation from the other two loops, Eq. (5.26). A comparison of the loop
expectations for the output element will help find a solution.
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Figure 5.12: 6:1 Dickson Converter Phase 2 Loop 3
VOUT = VC5 − VC4 (5.24)
VOUT ≈ 5
6
VIN + ∆VC − (2
3
VIN − 1
2
∆VC) (5.25)
VOUTLoop3 ≈ 1
6
VIN +
3
2
∆VC (5.26)
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Phase 2 analysis shows that each loop has a different VOUT expectation
in Eqs. (5.27)-(5.29). The result is that loop 1 initially charges C1 to equi-
librium before it begins to discharge as intended, unproductively cycling
current, while loops 2 and 3 produce impulse currents to reduce their loop
expectations through the impulse currents seen in Fig. 5.13. While the three
distinct loop expectations suggest a more complex solution than phase 1, a
simple 2 phase solution is sufficient. The upward voltage shift that is intro-
duced by C5 in steady state operation allows the loops to follow the voltage
expectation of loop 3, which guides the transition from phase 2’ to phase
2. The solution is to split this phase into two phases by controlling switch
5 independently, which disconnects loop 1 in phase 2’, seen in Fig. 5.14a,
followed by the traditional phase, Fig. 5.14b.
VOUTLoop1 ≈ 1
6
VIN +
1
2
∆VC (5.27)
VOUTLoop2 ≈ 1
6
VIN + ∆VC (5.28)
VOUTLoop3 ≈ 1
6
VIN +
3
2
∆VC (5.29)
This new phase structure adjusts the charge vectors and requires another
switching threshold. Each capacitor transfers the same amount of charge
over the two phases as it did during the traditional one, and the division of
charge transfer and voltage change between phase 2’ and phase 2 is the same
as in phase 1’ and phase 1. This produces the new switching reference seen in
Eq. (5.30). The result is the current and voltage waveforms seen in Fig. 5.15.
With the phases of the even configuration modified to support soft-charging,
they can now be combined into a full control scheme.
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Figure 5.13: Even Phase 2 Loop VOUT Expectations and Currents
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Figure 5.14: Even Soft-Charging Split Phase 2
VRef2′ = VOUT +
1
2
∆VC (5.30)
VRef2 = VOUT − 1
2
∆VC (5.31)
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Figure 5.15: Even Soft-charging Phase 2’ and 2 VOUT and Currents
5.1.3 4-Phase Even Solution
These system changes produce priming phases that allow the single and dou-
bler capacitor loops to equilibrate before the traditional phase begins at
points of equilibrium. The result for the 6:1 configuration is the independent
control of the end switches 10 and 5 to produce the switch control seen in
Fig. 5.16 and the 4-phase structure, as seen in Figs. 5.17.
An example 6:1 converter with an input of 120 V utilizes Eqs. (5.32)-(5.35).
The thresholds and the resulting waveform can be seen in Figs. 5.18.
The even converter thresholds are as follows:
VRef1′ = VN (5.32)
VRef1 = VN −∆VC (5.33)
VRef2′ = VN + 1/2 ∗∆VC (5.34)
VRef2 = VN − 1/2 ∗∆VC (5.35)
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Figure 5.16: Soft-Charging 6:1 Dickson Configuration
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Figure 5.17: Soft-Charging 6:1 Dickson Converter Phases
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Figure 5.18: Even Soft-Charging Output Voltage
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5.2 Odd Topologies
While the even and odd configurations have similar full system schematics, as
seen in Fig. 5.19, and capacitor voltages Eqs. (5.36)-(5.37), their phases are
different. One thing learned from the even analysis is that the end capacitors,
C6 and C1, will need special treatment with priming phases, making them a
focus in the odd analysis. The odd conversion configuration simplifies this
with phase 1 containing both end capacitors in single capacitor loops.
This configuration produces the phase schematics seen in Fig. 5.20. Each
of these phases has a corresponding charge transfer vector that models the
charge transfers in that phase. These charge transfers force a voltage change
introducing a distinct CVR similar to the even configuration, which coincides
with the normalized charge transfer, allowing it to be represented by ∆VC .
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Figure 5.19: 7:1 Dickson Converter
VC6 ≈ 6
7
VIN VC5 ≈ 5
7
VIN VC4 ≈ 4
7
VIN (5.36)
VC3 ≈ 3
7
VIN VC2 ≈ 2
7
VIN VC1 ≈ 1
7
VIN (5.37)
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Figure 5.20: 7:1 Dickson Converter Phases
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The voltage change per phase on the output is twice the magnitude of the
CVR. Due to the loop 4 in phase 1 that contains the input source and C6, the
phase threshold voltages must be offset from one another just like the even
configuration, as seen in Fig. 5.21 to match Eqs. (5.38)-(5.39). The result of
these charge transfers and this offset is the set of capacitor transition voltages
seen in Table 5.2. The transition into phase 1 will be analyzed first.
VRef1 = VOUT − 1
2
∆VC (5.38)
VRef2 = VOUT −∆VC (5.39)
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Figure 5.21: 7:1 Dickson 2 Phase VOUT
Table 5.2: Odd Configuration Initial Capacitor Voltages
Capacitor Phase 1 Voltage Phase 2 Voltage
C6
6
7
VIN
6
7
VIN + ∆VC
C5
5
7
VIN +
1
2
∆VC
5
7
VIN -
1
2
∆VC
C4
4
7
VIN -
1
2
∆VC
4
7
VIN +
1
2
∆VC
C3
3
7
VIN +
1
2
∆VC
3
7
VIN -
1
2
∆ VC
C2
2
7
VIN -
1
2
∆VC
2
7
VIN +
1
2
∆ VC
C1
1
7
VIN +
1
2
∆VC
1
7
VIN -
1
2
∆ VC
5.2.1 Transition from Phase 2 to Phase 1
Loop 1 contains C1 which charges in phase 2 to produce an elevated capacitor
voltage, Table 5.2, with the configuration seen in Fig. 5.22. The resulting
loop equation, Eq. (5.41), yields the VOUT expectation.
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Figure 5.22: 7:1 Dickson Converter Phase 1 Loop 1
VOUT = VC1 (5.40)
VOUTLoop1 ≈ 1
7
VIN +
1
2
∆VC (5.41)
The similarity between loops 2 and 3 and the other middle loops allows
for a combined analysis in Figs. 5.23-5.24. The element voltages that are
produced by the charge transfer in phase 2 can be seen in Table 5.2. The
loop equations that result are Eq. (5.44) for loop 2 and Eq. (5.47) for loop
3. These two loops have the same VOUT expectation and represent the loop
structure used to change the conversion ratio.
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Figure 5.23: 7:1 Dickson Converter Phase 1 Loop 2
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VOUT = VC3 − VC2 (5.42)
VOUT ≈ 3
7
VIN +
1
2
∆VC − (2
7
VIN − 1
2
∆VC) (5.43)
VOUTLoop2 ≈ 1
7
VIN + ∆VC (5.44)
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Figure 5.24: 7:1 Dickson Converter Phase 1 Loop 3
VOUT = VC5 − VC4 (5.45)
VOUT ≈ 5
7
VIN +
1
2
∆VC − (4
7
VIN − 1
2
∆VC) (5.46)
VOUTLoop3 ≈ 1
7
VIN + ∆VC (5.47)
Loop 4 contains the input source and the input capacitor, C6, as seen in
Fig. 5.25. The analysis is similar to loop 3 in the even phase 1 analysis with
C6 discharging during phase 2 before being configured in series with the input
source and the output element in Table 5.2. This produces the smaller VOUT
expectation seen in Eq. (5.50).
VOUT = VIN − VC6 (5.48)
VOUT ≈ VIN − 6
7
VIN (5.49)
VOUTLoop4 ≈ 1
7
VIN (5.50)
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Figure 5.25: 7:1 Dickson Converter Phase 1 Loop 4
The phase 1 analysis contains multiple VOUT expectations seen in Eqs. (5.51)-
(5.54). The result of these disparate loop expectations are the negative im-
pulse currents observed for loops 1 and 4 as they attempt to equalize with
the expectation of the middle loops as they produce impulse currents to
lower their VOUT expectation, as seen in Fig. 5.26. The disparity can be
solved by allowing the VOUT expectation for loops 2 and 3 to decay through
charge transfer by independently controlling switches 11 and 5 to delay their
introduction, creating phase 2’, as seen in Fig. 5.27.
VOUTLoop1 ≈ 1
7
VIN +
1
2
∆VC (5.51)
VOUTLoop2 ≈ 1
7
VIN + ∆VC (5.52)
VOUTLoop3 ≈ 1
7
VIN + ∆VC (5.53)
VOUTLoop4 ≈ 1
7
VIN (5.54)
The additional phase also adjusts the charge vectors in the same way as the
even analysis, requiring another switching threshold. This produces the new
switching reference for the transition between these phases seen in Eq. (5.55).
The result is the split phase operation generating the soft-charging waveforms
seen in Fig. 5.28.
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Figure 5.26: Odd Phase 1 Loop VOUT Expectations and Currents
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Figure 5.27: Odd Soft-Charging Split Phase 1
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Figure 5.28: Odd Soft-Charging Phase 1’ and 1 VOUT and Currents
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5.2.2 Transition from Phase 1 to Phase 2
The loop analysis in the odd configuration phase 2 can be supplemented by
referring back to the even analysis. Loops 1 and 2 are similar to the other
middle capacitor loops, as seen in Figs. 5.29 and 5.30 and can be analyzed
together. These loops also represent the generic loop structure that is used to
adjust the conversion ratio. The element voltages oscillate around a nominal
capacitor voltage seen in Table 5.2, producing the same VOUT expectation
for loops 1 and 2 seen in Eq. (5.59) for loop 1 and Eq. (5.62) for loop 2.
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Figure 5.29: 7:1 Dickson Converter Phase 2 Loop 1
VOUT = VC2 − VC1 (5.57)
VOUT ≈ 2
7
VIN +
1
2
∆VC − (1
7
VIN − 1
2
∆VC) (5.58)
VOUTLoop1 ≈ 1
7
VIN + ∆VC (5.59)
VOUT = VC4 − VC3 (5.60)
VOUT ≈ 4
7
VIN +
1
2
∆VC − (3
7
VIN − 1
2
∆VC) (5.61)
VOUTLoop2 ≈ 1
7
VIN + ∆VC (5.62)
Loop 3 can be seen in Fig. 5.31. This loop is similar to loop 3 in the even
phase 2 where C6 is charged above its nominal voltage and C5 is discharged,
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Figure 5.30: 7:1 Dickson Converter Phase 2 Loop 2
Table 5.2. This produces the distinct VOUT expectation seen in Eq. (5.65).
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Figure 5.31: 7:1 Dickson Converter Phase 2 Loop 3
VOUT = VC6 − VC5 (5.63)
VOUT ≈ 6
7
VIN + ∆VC − (5
7
VIN − 1
2
∆VC) (5.64)
VOUTLoop3 ≈ 1
7
VIN +
3
2
∆VC (5.65)
The loop disparity is less than perceived due to the voltage shift that is
introduced by the input capacitor, C6. This allows the output expectations
seen in Eqs. (5.66)-(5.68) to be governed by loop 2, indicating that an addi-
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tional phase is not needed. This leaves the charge transfer vector unchanged.
The suitability of this solution can be seen in the voltage and current wave-
forms for this phase seen in Fig. 5.32.
VOUTLoop1 ≈ 1
7
VIN + ∆VC (5.66)
VOUTLoop2 ≈ 1
7
VIN + ∆VC (5.67)
VOUTLoop3 ≈ 1
7
VIN +
3
2
∆VC (5.68)
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Figure 5.32: Odd Phase 2 Loop VOUT Expectations and Currents
5.2.3 3-Phase Odd Solution
The changes for the 7:1 configuration are similar to those seen in the 6:1
configuration, requiring the end switches, 11 and 5, to be controlled indepen-
dent of their traditional phase as seen in Fig. 5.33, producing the 3-phase
solution seen in Fig. 5.34. An example 7:1 converter with input of 140 V
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utilizes the switching thresholds seen in Eqs. (5.69)-(5.70). The thresholds
and the resulting waveform shape can be seen in Fig. 5.35. The next step is
to move to the hardware design using all that has been discussed regarding
the physical hybrid structure and control along with the multi-phase solution
purposed here.
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Figure 5.33: Soft-Charging 7:1 Dickson Configuration
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Figure 5.34: Soft-Charging 7:1 Dickson Converter Phases
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The odd converter thresholds are as follows:
VRef1′ = VN +
1
2
∆VC (5.69)
VRef1 = VN − 1
2
∆VC (5.70)
VRef2 = VN −∆VC (5.71)
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CHAPTER 6
DESIGN AND BUILD
The multi-phase, soft-charging Dickson efficiency is optimized by small MOS-
FET Rdson, low path resistance layout, and the highest capacitance per vol-
ume capacitors. The buck converter is simplified by using a DrMOS to focus
on the SCC. A controller monitors the intermediate SCC and buck converter
outputs which are used to control the SCC stage and accomplish the feed-
forward and feedback control for the buck stage.
6.1 Switch Capacitor Stage
The SCC stage design focuses on capacitor selection and path resistances.
Capacitor selection optimizes the converter size by focusing on the highest
capacitance per volume. Path resistance is used to describe both conduction
and switching losses. Short, wide copper pours and MOSFETs with low
Rdson reduce the conduction losses while low gate capacitances reduce the
switching time and losses.
The capacitor selection process must be done multiple times since each
capacitor bank supports a different voltage. These banks are divided into
groups based on their voltage ratings. Ceramic capacitors with X5R and
X7R dielectric are selected for their energy density, low ESR, and ability to
operate at their rated voltage without damage [41–43]. Due to X5R dielec-
tric’s voltage limit of approximately 100 V X7R, dielectric capacitors are used
for the remaining higher voltages. The voltages with the greatest density are
25, 50, 100, and 250 V, which satisfy the ratings for a 8:1 and 9:1 SCC with
an input of 180 V.
The capacitance per volume and the energy density are calculated to guide
the selection process using the capacitance, package dimensions, and rated
voltages, Table 6.1. A common bank capacitance of 10 µF is targeted, but
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with capacitor tolerances and different capacitors a variation of up to ± 10%
is expected between the banks. The bank volume is calculated in Table 6.2
using Table 6.1.
The voltage and current requirements define two groups of switches, base
switches and stage switches. Base switches stop the full SCC output voltage,
25 V maximum, and handle the full SCC output current. Stage switches
stop twice the SCC output voltage, 50 V maximum, but conduct a fraction
of the output current based on the number of loops in a given phase. An 8:1
converter will have three or four loops and a 9:1 will have three or five loops,
making the max current one third of the output current in both converters.
The voltage and current ratings set the necessary MOSFET search parame-
ters while the final selection focuses on the Rdson and gate capacitance. These
final selection parameters determine the conduction and switching losses in
the MOSFETs. A compromise is made between reducing the Rdson and the
gate capacitance to improve efficiency since they tend to vary inversely. Fi-
nally, a small, common footprint is desired to reduce the converter size and
to accommodate switches with other characteristics with the same package.
The WDFM 3.3mm×3.3mm package is selected for these reasons. The results
of the switch search can be seen in Table 6.3.
6.2 Buck Converter Stage
The buck converters utilize a DrMOS chip [44]. It is a PWM based controller
with integrated switches that can withstand a 26 V input voltage. The in-
ductor is a shielded, high current SER1360-103KL produced by Coilcraft
which has a low Rdc and integrates well with the DrMOS. These components
enable three converters to be designed in parallel to create a selectable, in-
terleaved buck converter using the disable pins and selective, phase-shifted
PWM control.
The buck converter sub-system serves as a current controller for the SCC
stage. Therefore the buck converter input must follow the SCC output. This
voltage tracking is accomplished using an input capacitance that is one tenth
of the SCC bank capacitances which allows this node to follow the desired
voltage waveform, but this tracking comes at the cost of additional input
injection ripple from the buck converter. The additional switching noise is
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managed through filtering on the controller sense lines and can be dealt with
more aggressively using an RC snubber. The reduced input capacitor size
is contrasted by the output capacitor which is traditionally sized to manage
the output ripple.
6.3 Control Logic
The system control needs are dictated by the SCC and buck converter design.
The SCC stage needs four GPIO pins for the phase control signals and an
analog comparator for SCC threshold sensing. The buck converter needs
three phase-shifted PWM signals, three GPIO pins for the disable pins and
an A/D converter for closed loop control.
An AT90PWM316 [45] is selected for its four dedicated hardware inter-
rupts used by the SCC threshold control and its power stage controller (PSC)
which provides up to three phase-shifted PWM signals. These hardware in-
terrupts accomplish the SCC threshold sensing with the help of an external
comparator. Choosing to use an external comparator instead of the embed-
ded ADC is a result of two-fold reasoning. The ADC sample rate is too
slow to accomplish threshold sensing with sufficient time resolution with a
125,000 samples/second maximum sampling rate. Using the external com-
parator cuts this sample time down to the 60 ns propagation delay which is
on the order of 100 times finer time sample resolution [46]. Also the ADC is
also partially occupied by its use for the buck converter closed loop control.
The second reason is that threshold tuning can be accomplished in real time
without the UART interface with the potentiometer tuned reference voltages
which can be adapted to a wide variety of output voltages and tuned for
multi-phase operation. By outsourcing the threshold comparison, the mi-
crocontroller has a reduced computational burden for the SCC stage control
which makes higher SCC switching frequencies possible.
However, even with an external comparator, this control is still frequency
limited based on the processing time needed to manage the interrupts used by
the buck converter control and the increasing interrupt call rate that occurs
as the SCC switching frequency increases. The result is that interrupts and
their timed SCC phase transitions are missed destabilizing the converter. The
logic model that controls the interrupts can be seen in Figs. 6.1-6.2. This
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simple system can be outsourced to external logic to increase the frequency
limit of the SCC stage, improving the system operation and increasing the
power that can be transferred for a given configuration. However, the design
must be careful not to produce false triggers on the step change rising edge
since the next voltage threshold for the end of the prime phase above current
voltage of the phase that just ended. The propagation delays of external
logic could be used to accomplish this delay along with selecting the proper
edge to trigger the flip-flops.
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Figure 6.1: Even Configuration Threshold Control Logic Diagram
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Figure 6.2: Odd Configuration Threshold Control Logic Diagram
The control signals that are produced by the microcontroller are easily
passed to the buck converters since they are all 5 V logic referenced to ground,
but level-shifting is needed to control the SCC stage floating switches. The
MOSFET gate driving is accomplished using the FAN3100C [47] which is se-
lected for its small footprint and fast rise time. These characteristics simplify
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the layout and make the system more efficient by reducing the switching time
and its related losses. The gate driver power and control signal are provided
using i-couplers from Analog Devices. The ADUM5240 [48] is well suited for
this design, providing 50 mW of isolated power and two signal channels to
pass the traditional and priming phase control signals. These characteristics
facilitate an adjustable conversion ratio design by changing a few jumper
resistors. However, the 10 mA instantaneous current is insufficient to drive
the switches fast enough to mitigate switching loses and noise, so a bulk
capacitor is added to the isolated power.
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Table 6.2: Capacitor Volume
Bank Capacitor Count C (µF) Volume (mm3)
Bank 8 C1825C105KARACTU 10 10 555.5
Bank 7 C1825C105KARACTU 10 10 555.5
Bank 6 C1825C105KARACTU 10 10 555.5
Bank 5 C1825C105KARACTU 10 10 555.5
Bank 4 CL31A225KC9LNNC 5 11 25.6
Bank 3 CL31A225KC9LNNC 5 11 25.6
Bank 2 CGA5L3X5R1H106K160AB 1 10 8.19
Bank 1 CGA5L3X5R1H106K160AB 1 10 8.19
Converter C (µF) Volume (mm3)
8:1 72 1734.1
9:1 82 2289.6
Table 6.3: Switch Selection
Part Number Manufacturer Vds Id Rdson(mΩ) Cgate(nF)
AON7534 Alpha & Omega Semi. 30 30 8.5 1.36
AON7246 Alpha & Omega Semi. 60 34.5 15 1.8
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6.4 Startup Procedure
A computer UART terminal is used to control the converter through the
startup. Soft-charging operation uses switching thresholds, but the output
voltage and all the capacitors require priming to raise their voltage before
soft-charging threshold control can then take over. This start-up sequence
begins with a constant duty cycle control for the SCC and buck stages as
the input voltage is raised to the test voltage. Using the UART interface
the buck converter is then transitioned to closed loop control followed by the
SCC stage switching from fixed frequency to soft-charging control. The SCC
control transition is timed using Timer 0 which is used to create the fixed
frequency SCC control signal to eliminate any additional switching noise
that would be produced by the SCC stage. Once these control transitions
have occurred the UART is then disabled to eliminate any false commands
that might occur from system noise. The embedded controller code that
accomplishes this startup procedure and soft-charging control can be seen in
Appendix E.
6.5 Switch Capacitor Stage Layout
The SCC stage is laid out in a compact T-shape dictated primarily by the
capacitors, due to their size. These capacitors are connected with large cop-
per pours to the MOSFETs which reduces the trace resistance. These pours
and the vias incorporated into the MOSFET drain pads provide thermal re-
lief while creating paths to the different conversion ratio connectors seen in
Fig. 6.3. The base set of switches on the far right of Fig. 6.3 is arranged for
the shortest conduction paths possible.
The FSL resistance can be approximated from the copper pour resistances
and MOSFET Rdson. Capacitor ESR is omitted from this calculation to
maintain a simple layout and switch model and since it was not part of
the selection criteria. Copper pour resistance is approximated using the
shortest conduction path between components with the width set by the
path’s narrowest point. The path resistances are calculated in Table 6.4
using a simple calculation for the pour resistance, Eq. (6.1), for an 8:1 and a
9:1 converter.
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Figure 6.3: SCC Stage
R = ρ
L
T ∗W (6.1)
The FSL calculation is adapted from Michael Seeman’s work [8,9], Eq. (6.2).
The resistances in Table 6.4 are used to formulate the Ri vector and current
vectors are derived for the switches. The duty ratio is represented by Dj
which is the current vector’s output element. Soft-charging vectors for an 8:1
and 9:1 converter seen below are used to calculate the system impedances of
28.45 mΩ and 27.73 mΩ respectively.
RFSL =
∑
i∈switches
n∑
j=1
Ri
Dj
(ajr,i)
2 (6.2)
The impedance and switch charge vectors for an 8:1 converter are as fol-
lows:
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The impedance and switch charge vectors for an 9:1 converter are as fol-
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Another source of losses is MOSFET switching. Using the MOSFET gate
capacitance from Table 6.3 and the gate driver datasheet [47], the switch-
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ing time is conservatively approximated to be between 45 and 65 ns. The
SCC switching period and frequency are approximated using the branch ca-
pacitance, CVR, conversion ratio, and the output current, Eq. (6.3). The
PFM control scales the frequency as the load current changes and as the
current increases the switching frequency and losses follow suit. Meanwhile
at light load these losses are scaled back as a result of the reduced switching
frequency and current. The switching losses are approximated using a sim-
plified model for a resistive load, Eq. (6.4) [49], using the drain-source voltage
Vds, drain current Id, and switching time Tsw with vectors that represent all
of the switches in the SCC stage.
Period =
1
Fsw
=
Conversion Ratio× (Cbranch × CVR)
Iout
(6.3)
Psw =
1
6
Fs × Vds × Id × Tsw (6.4)
The MOSFET types and normalized current vectors for 8:1 and 9:1 con-
verters are:

FETType
SW13 StageFET
SW12 StageFET
SW11 StageFET
SW10 StageFET
SW9 StageFET
SW8 StageFET
SW7 StageFET
SW6 StageFET
SW5 BaseFET
SW4 BaseFET
SW3 BaseFET
SW2 BaseFET
SW1 BaseFET


8:1
1
3
1
3
1
3
1
3
1
3
1
3
1
3
1
3
1
1
1
1


9:1
1
3
1
4
1
3
1
4
1
3
1
4
1
3
1
4
1
3
1
1
1
1

Using this model the converter power can be compared with the switching
frequency and efficiency. The influence of the output voltage magnitude and
the CVR on the converter frequency and efficiency can be seen in Figs. 6.4-
6.7. All of these figures share the same characteristics since the models
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are all based on the same structure. Due to the low output impedance
of the system, the switching losses quickly dominate the converter losses.
This creates a noticeable difference in the losses at the same currents using
different ∆VC , which scales the switching frequency differently. The primary
difference between the low voltage cases seen in Figs. 6.4 and 6.6 and the high
voltage cases seen in Figs. 6.5 and 6.7 is the increased power capabilities at
the higher voltage. There is also a difference between the even and odd cases
which is a result of the slight difference in the FSL impedance and system
capacitance between the even and odd configurations. The medium voltage
case was not simulated, but it stands to reason that it follows the same
pattern as the low and high voltage simulations and would have results that
are somewhere between the low and high voltage simulation.
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(a) 8:1 Even Configuration 40V to 5V
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Figure 6.4: Low Voltage SCC Power Output vs. Frequency
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(a) 8:1 Even Configuration 180V to 22.5V
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Figure 6.5: High Voltage SCC Power Output vs. Frequency
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Figure 6.6: Low Voltage SCC Power Output vs. Efficiency
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Figure 6.7: High Voltage SCC Power Output vs. Efficiency
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6.6 Buck Converter Stage Layout
The SCC and buck stages are connected by a network of vias and three
copper layers to reduce the coupling resistance. The layout of the buck stage
is important due to its higher switching frequency and currents so that each
phase closely follows the reference design [44] as seen in Fig. 6.8. Using
the DrMOS integrated buck module simplifies the design with its integrated
driving circuitry and high and low side switches.
Figure 6.8: Buck Stage
The buck converter controls the SCC stage current, but it also couples
noise back into the SCC threshold sensing, making the input injection rip-
ple produced by the buck converter something that cannot be ignored. The
input capacitance is constructed using a large bulk capacitor and a small
filtering capacitor as close as possible to the high-side drain to reduce the
input resistance and inductance, thereby reducing the magnitude of the in-
put injection ripple. The capacitor design provides input filtering and inrush
power through the bulk capacitance, while the low inductance, lower val-
ued capacitor filters input injection noise and switching noise. Pads for an
RC snubber are incorporated into the current design as a precaution in case
increased input injection ripple filtering is needed to reduce the large volt-
age ripple that might inadvertently pull the SCC voltage below a switching
threshold. The inductor pad is connected to the center of the half-bridge uti-
lizing a set of vias to keep the switching path as short as possible, Fig. 6.9.
The output capacitance is located as close as possible in the space remaining
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after the placement of the more critical components. The efficiency of this
stage of the converter is not modeled due to the integrated nature of the
DrMOS. However according to the datasheet the efficiency should easily be
above 90%.
Figure 6.9: Buck Stage Inductors
6.7 Controller Layout
The microcontroller is placed away from the switching transients that occur
in other portions of the converter. The SCC control lines connect quickly to a
breakout header and then fan out to the various level-shifters and gate drivers
using the internal layers. The buck converter control lines run parallel to each
other, which couples noise between the channels. The solution combines
spacing the traces and splitting them between the top and bottom board
layers with a ground plane in between to provide shielding.
The control is accomplished by a microcontroller, external comparator
for threshold detection, and a collection of i-coupler chips for level-shifting
spaced to correspond with the SCC stage switches. The emphi-coupler de-
vices provide the gate drivers with both power and control signals. Lay-
out for level-shifting and gate drivers is dictated by the placement of the
switches, focusing on short gate control traces to reduce the inductance for
89
faster switching as seen in Fig. 6.11. Thermal relief pours are incorporated
with many ground pads as suggested in the datasheet to improve the thermal
management of the isolators.
Figure 6.10: Microcontroller and Comparator
Figure 6.11: Level Shifting Circuitry
90
CHAPTER 7
EXPERIMENTAL VALIDATION
7.1 Experimental Setup
A multi-phase, soft-charging Dickson converter utilizing three distinct sub-
systems can be designed for efficiency and simplicity. The test bench is a
configuration of 4 source meters to read the input voltage and current and
the output voltage and current, a high voltage input source, and an elec-
tronic load as seen in Fig. 7.1. These components are configured via GPIB
to measure both the input and output power while controlling the load pa-
rameters. Through a Python script the system is stepped through a range of
output currents while the source meters sample the power parameters. The
converter is controlled using a UART interface and utilizes a 12 V supply
for the DrMOS and a 5 V supply for the microcontroller, comparator, and
level-shifters as seen in Fig. 7.2.
Three hardware configurations are tested to understand the even and odd
control scheme in 2-phase and multi-phase soft-charging, and the buck con-
verter is tested alone in single, double, and triple interleaved configurations.
The switching thresholds are tuned for even and odd converter configurations
and then tested at progressively higher load currents until SCC instability oc-
curs. These tests sample the full converter’s input and output power to obtain
the converter’s efficiency, but yield limited information about how the SCC
stage is operating in soft-charging. The limitations of monitoring the SCC
directly are addressed by understanding how the buck converter operates as
a standalone converter. A buck converter model is created by fitting the
buck converter efficiency data using the polynomial function in MATLAB.
The buck converter efficiency model is used to approximate the influence of
the different interleaved buck converter configurations on the SCC stage by
dividing the total system efficiency by the modeled buck converter efficiency.
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Figure 7.1: Testing Configuration
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Figure 7.2: Controller Interface Configuration
This method of learning more about the SCC operation is limited by the
accuracy of the converter model compared to the buck converter operation
coupled into the whole system. Unfortunately the standalone buck converter
testing involves some substantial differences in the input voltage waveform
and input capacitance from the full system test case. The standalone test uses
a constant input voltage at the mean voltage of the expected soft-charging
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waveform. Another difference is the input capacitance. The standalone buck
converter tests utilize a large stabilizing electrolytic capacitor in addition
to the sub-microfarad buck converter input capacitance, while the full con-
verter case switches between 10 µF in parallel with the buck input and then
switches the 10 µF in series with the input capacitors.
7.2 Experimental Results
The steps to getting experimental results first involve tuning the soft-charging
threshold control. The three or four switching thresholds are approximated
using the results of Chapter 5 and then tuned during operation to account
for hardware variations. The results are the waveforms seen in Figs. 7.3-7.4
for the even and odd configurations respectively. These figures show two
distinct waveform groups with the MOSFET switching logic on the top and
the SCC output voltage in the middle.
The even configuration with its four switching thresholds matches the sim-
ulation waveform as seen in Fig. 7.3. Each half-period exhibits two distinct
sections: the first has a steeper slope from the reduced system capacitance
due to the input or output capacitor being disconnected, and the second
shallower sloped section shows the influence of the additional capacitance.
The primary difference between the experimental and simulation waveforms
is the switching noise peak at the transition to the priming phases.
The odd configuration with its three switching thresholds shows a loose
adherence to the theory, but the transition from the priming phase to the
traditional phase exhibits an additional step change seen in the scope screen
shot Fig. 7.4. The additional artifact in the SCC waveform is caused by
capacitor mismatches between the branches producing incompatible bank
voltages. The reason it is not seen in the even case is most likely the split
treatment of the input and output capacitors.
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Figure 7.3: 4-Phase Even VOUT
Figure 7.4: 3-Phase Odd VOUT
7.2.1 Capacitor Mismatch
A capacitor mismatch between branches resulted in undesirable step changes
in the SCC output in the early stages of testing. The scope screen shot seen in
Fig. 7.5 is an example of capacitor mismatch in the even configuration output
waveform. The waveform asymmetry seen in Fig. 7.5 narrowed the search
to the output capacitor because the undesirable step change occurs at the
transition from phase 2’ to phase 2 when the output capacitor is configured
in parallel with the SCC output. The disruptive effect of these mismatches is
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caused by inconsistent CVR between the capacitor banks, which is a problem
that is revealed by soft-charging’s larger CVR.
Figure 7.5: Result of Capacitor Mismatch
The variation in the CVR changes with the output current, making the
disparities between the banks grow larger as the output current grows. These
load dependent variations cause the tuning performed at low power to drift
as the load current changes, making multi-phase soft-charging impossible
when the mismatch is too great. Variations between the bank capacitances
are caused by manufacturer’s tolerances, between 10% and 20%, and the use
of different capacitors in different configurations. Using a smaller selection
of capacitors to reduce these variations by derating the output capacitor
where the problem is most prominent reduces the effects of capacitor mis-
match. A long-term solution involves determining what is the acceptable
variation between bank capacitances to produce a set of guidelines for ef-
ficient multi-phase operation that can maintain the optimal tuning over a
range of loads. The functional state of soft-charging accomplished in this
prototype is achieved by reducing the number of different capacitors used
and narrowing the manufacturing tolerance to 10%.
7.2.2 Current Back-Flush
While multi-phase operation is more difficult to achieve, it is important to
understand why it is more desirable than 2-phase operation. One major
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difference is the direction and magnitude of the input and output capaci-
tor currents. The input current for both even and odd configurations was
measured with a current clamp connected between the source meter and the
converter in the test configuration as seen in Fig. 7.6 to measure the input
current magnitude and timing. The input current ripple reduction can be
seen the multi-phase testing while the SCC output capacitor current is not
directly measurable, with this hardware, but it is assumed that there is a
similar reduction in its reverse currents as well.
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Figure 7.6: Testing Configuration
The 2-phase operation has some notable characteristics such as the sub-
stantial negative current transient that indicates that the input capacitor is
discharging into the input power supply as seen in Figs. 7.7a-7.7b. This re-
verse current is caused by the various branches attempting to balance their
SCC output voltage expectation. The result is the initial negative current
and the voltage and current oscillations that follow. These oscillations are
a product of the system being underdamped as the current on the input
switches directions. Once these oscillations settle, the constant current soft-
charging control can be seen in the latter half of the waveform. These wave-
form characteristics can be clearly seen in Fig. 7.7, and for the even case seen
in Fig. 7.7a the current scale is increased to 200 mA per division from the
100 mA used in the rest of the scope captures.
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(a) 2-Phase Even Current
(b) 2-Phase Odd Current
Figure 7.7: Even Configuration SCC VOUT and Input Current
The multi-phase control nearly eliminates the reverse currents with the
exception of the short pulse from the MOSFET body diode conducting as
seen in Figs. 7.8a-7.8b. The waveforms for the multi-phase cases are reshaped
by two major factors. First the reverse current reduction minimizes the
oscillation that is seen in the 2-phase cases, producing a more square-shaped
current waveform. The second difference is a result of the difference in the
testing switching frequency. The slower switching used for the 2-phase control
ensures proper operation as the oscillations it produces can result in false
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threshold triggering. Multi-phase current measurements were taken at higher
switching frequencies due to the better multi-phase operation at higher power
levels. The presence of the buck converter switching ripple that is visible for
the multi-phase cases is due to the finer time steps. This changed the SCC
frequency from the 1-2 kHz seen in the 2-phase case to the 8-9 kHz seen in
the multi-phase screen captures.
There is also a difference between configurations in which the even current
steps up rapidly whereas the odd current slopes up slowly. This difference
is attributed to the asymmetric nature of the odd configuration where the
input and output capacitors change configurations at the same time while
capacitor mismatch results. When the bank voltages attempt to balance, an
increasing charge current occurs on the output capacitor, which results in a
tapered input current waveform seen in Fig. 7.8b.
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(a) 4-Phase Even Current
(b) 3-Phase Odd Current
Figure 7.8: Odd Configuration SCC VOUT and Input Current
7.2.3 Output Voltage Ripple
The discussion in Chapter 3 looks at how the buck converter will handle the
increased output ripple from the SCC. A constant duty ratio, while compu-
tationally simple, does not manage the output ripple sufficiently. The output
result merely scales the ripple through the buck step-down and low pass fil-
tering as seen in Fig. 7.9 with the SCC output on the top and the buck
converter output below. The ripple scaling is evident in both waveforms us-
ing the same voltage scale while the low pass smooths out the high frequency
99
ripple seen at the phase transitions.
Figure 7.9: Constant Duty Ratio Control
Using a proportional controller and incorporating the feed-forward control
into the SCC threshold control, a substantial reduction in the output voltage
ripple is seen in Fig. 7.10. When this proportional feedback is combined with
the feed-forward control to mitigate the influence of the step changes, the
output of the buck converter maintains an acceptably low amount of voltage
ripple. However, as the SCC switching frequency approaches the sample rate
for the proportional feedback which is on the order of 1/10 of the 250 kHz
buck, the ability of the closed loop control to track the output voltage is
reduced and begins to operate like the fixed duty ratio control which used
the buck converter’s step-down and low-pass characteristics to accomplish
more of the ripple filtering. The output regulation remains consistent with
a typical ripple Vp−p of around 100 mV even as the SCC output frequency
increases.
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Figure 7.10: Feed-Forward Control
7.2.4 Conduction Efficiency
System testing is performed at two voltage levels: a lower voltage, 40-45 V,
and a medium voltage, 96-108 V. Experimentally, the CVR is limited to 10%
of the SCC output voltage. The consequence of testing at low voltage is a
relatively small CVR which corresponds with faster SCC frequency scaling at
lower currents limiting the power due to the instability which tends to occur
as the SCC frequencies exceed 10 kHz. As a result testing is limited in the low
voltage case to 2.5 W and the in medium voltage case to 30 W. When even
higher voltages are used, the control and tuning resolution decrease while the
effects of capacitor mismatch increase, making multi-phase tuning difficult
and precluding testing at the full desired input voltage of 180 V. (Note that
all efficiencies discussed in this section refer only to the power efficiencies of
the system and do not take into account the control losses.)
The first test set focuses on the buck converter, confirming that the sub-
system works and provides some perspective for the full system testing by
understanding the buck converter operation. The buck converter testing is
performed using the same configuration of source meters, load, and only the
input connections are adjusted to what is seen in Fig. 7.11. These tests are
performed with a constant input voltage that is the mean of the anticipated
soft-charging waveform. The input capacitance is also different, utilizing two
200 µF electrolytic capacitors to provide sufficient input capacitance for ac-
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curate input power measurements. This input capacitance has a larger ESR
and does not resemble the expected input capacitance of the buck converter
for a full converter case, which switches between 10 µF in parallel with the
buck input capacitance and then switches the 10 µF in series with the input
capacitors. These input approximations create a model that will inevitably
vary from the buck converter efficiency when it is coupled with the SCC
stage.
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Figure 7.11: Buck Converter Testing Configuration
The low and medium voltage testing efficiency can be seen in Figs. 7.12a-
7.12b. Looking at the low voltage case, the efficiencies follow a predictable
progression between the different converter configurations with the more com-
plex converters having worse light load efficiency but eventually surpassing
the simpler converters at higher power thanks to the interleaving. Compar-
atively the single buck converter efficiency has a distinctly limited efficiency
range which is most likely a result of the input characteristics. The rapid
drop-off seen in the single converter efficiency coupled with the distinct differ-
ence between the buck converter and full converter testing makes the analysis
that is performed using these buck converter models more of a guide and not
a definitive comparison.
The full converter efficiencies for the traditional 2-phase and multi-phase
operation for each buck converter configuration can be seen in Figs. 7.13a-
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Figure 7.12: Buck Converter Efficiencies
7.18b. The multi-phase operation consistently improves the system efficiency
at low voltages regardless of the buck converter configuration, while the gains
are less significant for the medium voltages. These benefits observed in low
voltage testing can be improved and achieved at higher voltages with design
and control refinements.
The even and odd configuration low voltage testing is limited by the SCC
output voltage and the small CVR that results. The maximum CVR used at
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these voltages is 0.5 V and when this is combined with the higher currents at
lower voltages limits that stable region for testing to 2.5 W. Looking at both
the even and odd cases for the low voltage single buck converter, there is a
noticeable improvement in the operating efficiency between the 2-phase and
multi-phase controls as seen in Figs. 7.13a-7.13b. The improvement in effi-
ciency seen in the odd configuration compared to the even case is attributed
to the slight reduction in the FSL impedance and the lower switching losses
that result from the increased system capacitance. The limited testing range
of the odd configuration is a result of instability that results from the imper-
fect tuning and capacitor mismatch.
The dual buck converter configuration efficiency exhibits similar improve-
ment from the multi-phase control, but when compared with the single buck
it has a lower system efficiency as seen in Figs. 7.14a-7.14b. This lower effi-
ciency is a result of the testing power range. When the single and dual buck
converter cases are compared from the buck converter testing in Fig. 7.12a,
the dual buck converter has noticeably lower efficiency until they intersect
near 1.1 W. After the dual buck converter efficiency surpasses the single buck
case, the higher switching losses in the SCC stage have limited the converter
efficiency. The trend that is evident in Fig. 7.14b suggests that were a large
power range tested, the dual buck configuration would surpass the efficiency
of the single buck. The implications of this efficiency trend are important
as the increasing output currents correspond with an increase in the SCC
switching frequency potentially exceeding the frequency relationship for a
single converter. Therefore a interleaved buck converter design could be in-
corporated to utilize the number of interleaved buck converters that provides
the necessary frequency relationship with the SCC stage with the highest ef-
ficiency. However any efficiency improvement in the high power range might
be difficult to isolate between the SCC and buck converter stages.
The triple interleaved buck converter tests bore many similarities to the
other low voltage cases. The limitations on the whole converter efficiency
in the tested power range are first attributed to the fact that the triple
buck converter does not surpass the efficiency of the single buck converter
until 1.8 W, which is greater than the power range achieved for the odd
configuration. A result of the even case testing is an efficiency improvement
of 2-4% from the 2-phase to the multi-phase control seen in Fig. 7.15a while
the odd configuration shows the tenuous benefits of poorly tuned multi-phase
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Figure 7.13: Single Buck Low Voltage Efficiencies
control in that at times it yields better efficiency, yet at others the efficiency
is worse than the traditional 2-phase case, Fig. 7.15b.
The medium voltage testing, especially for the single buck converter case,
produced some interesting results. The single buck converter case seen in
Figs. 7.16a-7.16b shows that the whole converter efficiency is greater than
the single buck converter’s recorded efficiency. Two of the possible reasons
for this change are the difference in the input capacitance ESR between the
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Figure 7.14: Dual Buck Low Voltage Efficiencies
electrolytic and ceramic capacitors and the change in the capacitor struc-
ture from a large bulk capacitance to a switching capacitance on the buck
converter in the full converter case, which raises the single buck converter
efficiency above what is seen in Fig. 7.12b. These differences between the
standalone buck converter test and the full converter tests are why a com-
parison of the single buck converter case for medium voltage is not included
in the interleaved buck comparison below. Unfortunately these confound-
106
0 0.5 1 1.5 2 2.5 3
75
80
85
90
95
100
Triple Buck, Even Configuration
Power (W)
E
ffi
ci
en
cy
(%
)
 
 
Buck Efficiency
2−Phase Efficiency
4−Phase Efficiency
(a) 2-phase and 4-Phase Operation Comparison VIN=40V
0 0.5 1 1.5 2 2.5
84
86
88
90
92
94
96
98
100
Triple Buck, Odd Configuration
Power (W)
E
ffi
ci
en
cy
(%
)
 
 
Buck Efficiency
2−Phase Efficiency
3−Phase Efficiency
(b) 2-phase and 3-Phase Operation Comparison VIN=45V
Figure 7.15: Triple Buck Low Voltage Efficiencies
ing results also raise doubts about the accuracy of the calculated SCC stage
efficiencies seen in all the testing figures, making the interleaved converters
comparison inconclusive. It can also be noted that at this higher testing volt-
age the efficiency benefits decrease to nearly zero. The lack of improvement
in efficiency is a product of the limited tuning resolution that is available
as the system voltages increase. While the efficiency benefit is no longer
present, the increased CVR makes the reduced back-flush current discussed
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in Section 7.2.2 even more important.
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Figure 7.16: Single Buck Medium Voltage Efficiencies
The lack of differentiation in the system efficiencies continues into the dual
buck converter configurations seen in Figs. 7.17a-7.17b. While there is no
noticeable improvement between the test cases, the even configuration shows
the expected linear scaling of the losses in the SCC stage. Once the buck
converter efficiency leveled off, the change in the SCC efficiency influence
on the system efficiency produces the linear region between 10 and 17 W
108
that if extrapolated backward leads up to 98% efficiency. This extrapolation
provides a glimpse into how the efficiency of the SCC stage is influenced by
the change in load.
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Figure 7.17: Dual Buck Medium Voltage Efficiencies
Testing the triple interleaved buck converter yielded similar results to the
dual buck case, but only over a large power range as seen in Figs. 7.18a-7.18b.
The multi-phase control efficiency improvement is evident in the lower range
of the even testing, but these tend to drift out of tune as the load power
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increases, Fig. 7.18a. The same linear sort of decay is evident in both the
even and odd cases which both extrapolating back toward 96%.
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Figure 7.18: Triple Buck Medium Voltage Efficiencies
7.2.5 Interleaved Buck Converter Comparison
The SCC stage efficiency is determined by dividing the system efficiency
by the recorded buck converter efficiency. This approximation of the SCC
110
efficiency enables a comparison of the influence that different interleaved
buck converter configurations have on the SCC operation. Unfortunately
the SCC stage has a confounding influence on the buck converter efficiency
as was discussed in Section 7.2.4. The results show little discernible difference
between the different interleaved configurations, Figs. 7.19-7.20. What can
be seen are the scaling of the losses and the high light load efficiency of the
SCC stage.
The low voltage configurations show a linear scaling in the SCC efficiency
for both the even and odd configurations for all three buck converter config-
urations as seen in Figs. 7.19a-7.19b. There is not enough variation in the
different buck configuration results to suggest that using interleaved convert-
ers provides the suspected benefit, but this tight grouping at the very least
suggests that interleaving buck converters is an effective means of increas-
ing the converter’s output power as well as reducing the frequency difference
required between the SCC and buck stages.
The difference in the efficiency observed in the standalone buck and full
converter cases in medium voltage testing raises questions about what is re-
ally happening when the full converter is operating in soft-charging. The
low power portion of the curve is contrary to the expected conduction ef-
ficiency characteristics for these SCC converters. This, combined with the
confounding results for the single converter case, suggests that the medium
voltage comparison holds some inaccuracies. However, in spite of these com-
plications these comparisons have provided insight into the system operation
and revealed that certain assumptions about the interactions between the
SCC stage and the buck converter stage must be better understood in future
design and testing to obtain more accurate results.
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Figure 7.19: Low Voltage Interleaved Buck Converter Comparison
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7.3 Conclusions
These tests have validated the theory of a multi-phase, soft-charging Dick-
son converter and showcased some of its benefits. Multi-phase soft-charging
Dickson control substantially reduces current transients and harmful large re-
verse currents and improves efficiency when properly tuned. However, while
the concept is demonstrated in this hardware, the limitations of the current
test platform have also limited the confirmation of key ideas. The control
limitations, both in the form of tuning resolution for the comparator thresh-
olds and the SCC frequency ceiling, limited the testing cases both in power
and achievable efficiency. Next generation hardware to remove the DC offset
and increase the tuning resolution while at the same time reducing capacitor
mismatch is critical to clarify the benefits of multi-phase control compared
to the traditional 2-phase. The other issue came from the interleaved buck
converter and the substantial approximations that had to take place between
the standalone buck converter testing and the full system testing that uti-
lized the generated model. Using a power amplifier to test the system with a
realistic input waveform would improve the comparison. Unfortunately the
input capacitance would have to be an approximation since the input capac-
itor could not charge in series. The closest model would be to remove the
large input electrolytic capacitors and simply close the necessary MOSFETs
to place the 10 µF ceramic capacitor in parallel with the input.
While the limitations and inaccuracies of this current set of tests might
obscure the conclusions for a multi-phase, soft-charging Dickson, they are
not completely hidden from sight. The measured improvements in efficiency
and reduction of the back-flush current suggest that there is promise in this
control scheme for an effective large-step-down converter solution combined
with the increased SCC frequency range that is achievable with an interleaved
buck converter, making its continued study something of interest. The results
have shown the potential of this idea and the future work that has come out
of the theory and challenges of the design and testing provides a path to
realizing the full potential of these ideas.
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7.4 Future Work
The ideas for future work can be placed in two categories: those that can be
applied to the next revision and those that apply to the long-term future of
the project.
The discrete hardware can be improved through different part selection
and modifications in the design. These changes will focus on one or two
conversion ratios. The result is a converter that has been optimized in its
layout for a particular ratio, eliminating any compromises that were made to
accommodate access to the multiple input points. As a result, components
can be placed closer together while eliminating the need to conduct the input
power through vias. These changes will be complemented through the use
of external switching logic in the form seen in Chapter 6 which enables fast
SCC stage control and frees up the microcontroller to focus entirely on the
buck converter closed loop and feed-forward control. An active filter and
voltage divider will be used to sample the SCC output voltage in place of the
resistive divider, providing better high frequency filtering while removing the
DC offset which increases the sampling resolution. Another control change
that should also be explored is looking into how the average buck converter
duty ratio influences the converter operation to find the optimal amount of
step-down to be accomplished by the buck stage.
These changes will also help enable the SCC stage to switch faster, requir-
ing lower branch capacitance and reducing the storage element volume. A
new capacitor search is recommended to find capacitors that more closely fit
the necessary branch voltage ratings, and the search criteria should be ex-
panded to include the ESR. This search will be combined with a study of the
influences of the capacitor bank construction and the influences of capacitor
mismatch and limitations it places on soft-charging operation. The study
should focus on the capacitor tolerances used and determine if the use of a
smaller selection of capacitors that are just derated for the lower voltages
produces a more stable converter.
These changes are minor, relating to different component selection or de-
signs that have been already outlined within this work. The current testing
involves manually precharging the system. The design and implementation
of precharging circuitry will bring this idea one step closer to a standalone
topology which should be combined with efficient level shifting. The tested
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design accomplishes level shifting using an integrated package, but is expen-
sive and efficient. The cascoded level shifter that is outlined in [35] can be
adapted to this higher voltage scenario. The challenge is that a traditional
cascode design will need to be modified to accommodate the unique control
of the end branches from the additional phases of the control.
The progression of this design will eventually have the SCC stage and buck
stage switches integrated into a single package. A fully integrated converter
can also have the capacitors for the SCC stage incorporated into the chip
design for lower power designs. Both of these directions will enable the SCC
and the buck converter to be switched at higher frequencies, reducing the
storage elements size even further.
Another direction that can be taken would be to make the design bi-
directional where the magnetic converter will either serve to filter out the
ripple produced by the SCC stage or to generate the necessary ripple, through
varying its duty ratio, to accomplish a soft-charging step-up converter.
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APPENDIX A
CONVERTER PHOTOGRAPHS
The prototype hardware used to perform the testing seen in Chapter 7 is
photographed in Figs. A.1-A.2.
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Figure A.1: Revision 0.3 Top-Side
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Figure A.2: Revision 0.3 Bottom-Side
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APPENDIX B
SCHEMATICS
The schematics for this design are broken up into three major pages with the
SCC stage and level shifting in Figs. B.1-B.2, the buck converter in Fig. B.3,
and the controller and comparator in Fig. B.4. These figures together with
Appendix D for the component bill of materials and the embedded C code
in Appendix E cover the fundamentals of the hardware.
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Figure B.1: Revision 0.3 SCC Stage Part A
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Figure B.2: Revision 0.3 SCC Stage Part B
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Figure B.3: Revision 0.3 Buck Stage
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Figure B.4: Revision 0.3 Controller
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APPENDIX C
PCB LAYOUT
The layout for the schematics seen in Appendix B was done using four layers.
The top layer is used primarily for conducting power between the components
in the converters, Fig. C.1. The second layer is primarily a ground plane for
shielding, power, and thermal purposes, Fig. C.2. The third layer is used
primarily for signal routing and to add another layer of conduction to couple
the SCC and buck stages, Fig. C.3. The bottom layer is used for both power
and signal routing to connect the input connectors to various points along
the center of the SCC, and to connect the buck converters together for the
output, and to route signals for the SCC control, Fig. C.4.
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Figure C.1: Revision 0.3 Layer 1
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Figure C.2: Revision 0.3 Layer 2
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APPENDIX D
COMPONENT LISTINGS
The following pages contain the component listings for each subsystem. Fur-
thermore, the listings are divided into components that are placed on the
top-side of the PCB and components that are placed on the bottom-side,
Tables D.1-D.6 .
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APPENDIX E
MICROCONTROLLER C CODE
1
2 /*
3 * Project: Rev 0_3 Soft -Charging Dickson
4 * Author: Ryan May
5 * Last Revision Date: 10/13/2013
6 *
7 */
8
9 #define F_CPU 16000000 UL //CPU Freq Def
10 #define UART_BAUD_RATE 115200 //UART Baud Def
11 #define F_PLL 64000000 //PLL Clock Def
12 #define F_SW 250000 //PWM freq 250kHz
13 //#define F_SW 500000 //PWM (Adjust Offset)
14 #define F_HARD 80000 //Hard -Switchi Freq
15
16 #include <avr/io.h>
17 #include <util/delay.h>
18 #include <avr/interrupt.h>
19 #include "compiler.h"
20 #include "uart.c"
21 #include "pll_drv.h"
22 #include "fleury_uart.c"
23 #include "stdint.h"
24
25 #define PWMPeriod (int)(F_PLL/F_SW)
26 #define PERIOD_TICKS (int)((F_CPU/F_SW)/(F_PLL/F_CPU))
27
28 #define SCC_1 PC7 //SCC Channel 1 = Phase 1
29 #define SCC_2 PB3 //SCC Channel 2 = Phase 2
30 #define SCC_3 PB4 //SCC Channel 3 = Phase 2’
31 #define SCC_4 PC6 //SCC Channel 4 = Phase 1’
32
33 #define INT_1 PD6 // Comparator Ref Int 1
34 #define INT_2 PB2 // Comparator Ref Int 2
35 #define INT_3 PB5 // Comparator Ref Int 3
36 #define INT_4 PC0 // Comparator Ref Int 4
37
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38 // *****************************************
39 // Sets the SCC Hardware configuration and utilizes
40 // the corresponding interrupts
41 //(Redefines INT_VEC 0,1,2,3)
42 // *****************************************
43 #define EVENRATIO
44 //#define ODDRATIO
45 //#define TWOPHASEEVEN
46 //#define TWOPHASEODD
47
48 // *****************************************
49 // Sets the Buck config selection and utilizes the
50 // adjusts the initialize process to interleave the
51 // converters properly (Redefines INT_VEC 0,1,2,3)
52 // *****************************************
53 //#define PhasePWM3
54 //#define PhasePWM2
55 #define PhasePWM1
56 //#define PWMOFF
57
58 // *****************************************
59 // Controls the SCC code for Buck converter testing
60 // *****************************************
61 //#define SCC_ON
62
63 // *****************************************
64 // Buck converter feedback constants.
65 // Sourced from AVR221.
66 // Only Proportional gain is used to
67 // to reduce processing load.
68 // *****************************************
69 #define Scaling 6 //2^ Scaling for scaling factor
70 #define K_P 20.0 // Proportional Gain
71 #define K_I 0.34 // Integral Gain
72 #define K_D 0.0 // Differential Gain
73
74 // Maximum value of variables
75 #define MAX_INT INT8_MAX
76 #define MAX_LONG INT16_MAX
77 // Tuning constants for PID loop
78 #define MAX_I_TERM (MAX_LONG / 2)
79 #define P_Factor K_P * (1<<Scaling)
80 #define I_Factor K_I * (1<<Scaling)
81 #define D_Factor K_D * (1<<Scaling)
82 // Limits to avoid overflow
83 #define maxError MAX_INT / (P_Factor + 1)
84 #define maxSumError MAX_I_TERM / (I_Factor + 1)
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85
86 // *****************************************
87 // ADC Feedback set point for Buck Closed Loop.
88 // Dependant on the output voltage and feedback
89 // voltage divider
90 // Feed -Forward Set points (Set by Experiment)
91 // *****************************************
92 #define ADC_Ref 510
93 int EvenSet_1 = 110;
94 int EvenSet_2 = 110;
95 int TwoEvenSet_1 = 90;
96 int TwoEvenSet_2 = 90;
97
98 int OddSet_1 = 93;
99 int OddSet_2 = 93;
100 int TwoOddSet_1 = 100;
101 int TwoOddSet_2 = 100;
102
103 // Inline Assembly for NOP command -- dead times.
104 #define nop() __asm__ __volatile__("nop")
105
106 #define SyncRec_ON PORTE &= ~(1<<PE1); //DRMOS
107 #define SyncRec_OFF PORTE |= (1<<PE1); //DRMOS
108 #define SCC_Soft_Init TIMSK0 |= (1<<OCIE0B);
109 #define Buck_Closed_Loop ADCSRA |= (1<<ADSC);
110
111 // PSC minimal dead - time
112 #define SETA 0
113
114 //PSC Period Setting & Interleave Offsets
115 int reset0a = 128; //PSC 0
116 int set1b = 128; // PSC 1
117 int reset2a = 128; // PSC 2
118 int ThreePhaseDelay_1 = 17265;
119 int ThreePhaseDelay_2 = 12147;
120 int TwoPhaseDelay = 32118;
121
122
123 //SCC Phase Transition Dead time (# of Clock Cycles)
124 #define dead 9
125
126 // Function Defines
127 void SCC_Disable(void);
128 void SCC_Hard_Init(void);
129
130 void PSC0_Init ( void );
131 void PSC0_Stop ( void );
139
132
133 void PSC1_Init ( void );
134 void PSC1_Stop ( void );
135
136 void PSC2_Init ( void );
137 void PSC2_Run ( void );
138 void PSC2_Stop ( void );
139
140 void PWM3Phase_Init (void);
141 void PWM2Phase_Init (void);
142 void PWM1Phase_Init (void);
143
144 int main(void)
145 {
146 WDTCSR &= ~((1<<WDE)|(1<<WDIE));//Dis Watchdog
147 PORTE |= (1<<PE0); // Enables Reset Pull -Up
148 DDRC |= (1<<PC2); // Enables output LED
149 PORTC |= (1<<PC2); //Turns LED ON
150
151 // Initialize the PLL Clock
152 Start_pll_64_mega ();
153 Wait_pll_ready ();
154
155 // Initialize the UART
156 DDRD |= ((1<<PD3)|(1<<PD4)); //UART Pins Input
157 uart_init(UART_BAUD_SELECT(UART_BAUD_RATE ,F_CPU));
158
159 sei();
160
161 // Initialize the SCC
162 //Set up the 4 output control pins
163 DDRB |= ((1<<SCC_3)|(1<<SCC_2));
164 DDRC |= ((1<<SCC_4)|(1<<SCC_1));
165
166 //Sets control interrupts as inputs
167 DDRB &=~ ((1<<INT_2)|(1<<INT_3));
168 DDRC &=~ (1<<INT_4);
169 DDRD &=~ (1<<INT_1);
170
171 //Sets pull -ups the control interrupts
172 PORTB |= ((1<<INT_2)|(1<<INT_3));
173 PORTC |= (1<<INT_4);
174 PORTD |= (1<<INT_1);
175
176 //Sets the interrupt to trigger on low level
177 EICRA = 0;
178 //Sets the interrupt to trigger on falling edge
140
179 // EICRA |= ((1<<ISC31)|(1<<ISC21)|(1<<ISC01));
180
181 // Initialize the ADC
182 // Enable the sample pins as Inputs
183 PORTC &= ~((1<<PC4)|(1<<PC5)); //Buck & SCC Ref
184 PORTD &= ~(1<<PD5); //Ref3
185 PORTE &= ~(1<<PE2); //Ref2
186
187 // Disables Digital on ADC
188 DIDR0 |= ((1<<ADC0D)|(1<<ADC2D));
189 DIDR1 |= ((1<<ADC9D)|(1<<ADC8D));
190
191 ADMUX &= ~(1<<REFS1);
192 ADMUX |= ((1<<REFS0)|(1<<MUX3));//AVcc , AVref Cap ,
MUX8
193 ADCSRA |= ((1<<ADPS2)|(1<<ADPS0)); //ADC clock /32
194 ADCSRB |= ((1<<ADHSM)); //CLK >200 kHz
195 ADCSRA |= ((1<<ADIE)|(1<<ADATE)|(1<<ADEN));
196 // Further info is on page 236 of Datasheet
197
198 while (1)
199 {
200 char data;
201 data = (char) uart_getc (); // SAMPLE UART
202 if(!( data & UART_NO_DATA)) // STATE MACHINE
203 {
204 switch (data)
205 {
206 case ’0’: // INTIALIZE
207 data = ’x’;
208 uart_puts("\n\r");
209 uart_puts("IT BEGINS");
210
211 // Defining PWM Configuration &
Init
212 #ifdef PhasePWM3
213 uart_puts("\n\r");
214 uart_puts("3-Phase PWM");
215 PWM3Phase_Init ();
216 #endif
217 #ifdef PhasePWM2
218 uart_puts("\n\r");
219 uart_puts("2-Phase PWM");
220 PWM2Phase_Init ();
221 #endif
222 #ifdef PhasePWM1
223 uart_puts("\n\r");
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224 uart_puts("1-Phase PWM");
225 PWM1Phase_Init ();
226 #endif
227 #ifdef PWMOFF
228 uart_puts("\n\r");
229 uart_puts("PWM OFF");
230 PSC2_Stop ();
231 PSC1_Stop ();
232 PSC0_Stop ();
233 #endif
234
235 SyncRec_OFF;
236 // SyncRec_ON;
237
238 // Initialize SCC in Hard -Charging
239 #ifdef SCC_ON
240 uart_puts("\n\r");
241 uart_puts("Hard -Charging");
242 PORTC |= (1<<SCC_1);
243 SCC_Hard_Init ();
244 #endif
245
246 data = ’x’;
247 break;
248 case ’e’: // Closed Loop Feedback
249 uart_puts("\n\r");
250 uart_puts("Closed Loop ");
251 //Start the ADC
252 Buck_Closed_Loop;
253 data = ’x’;
254 break;
255 case ’h’: //Soft -Charging Transition
256 uart_puts("\n\r");
257 uart_puts("Soft -Charging");
258 UCSRB &= ~((1<< RXCIE)|(1<<RXEN)
|(1<<TXEN));
259 SCC_Soft_Init;
260 data = ’x’;
261 break;
262 default:
263 // uart_puts (" Error");
264 break;
265 }
266 }
267 }
268 }
269
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270 ISR(ADC_vect) // Closed Loop Buck Feedback
271 {
272 cli();
273 int16_t error , p_term , d_term;
274 int32_t i_term , ret , temp;
275 int16_t ADC_LOW = ADCL;
276 int16_t ADC_HIGH = ADCH;
277 int16_t processValue = (ADC_HIGH <<8) + ADC_LOW;
278
279 //Used for the I & D Terms
280 // static int16_t lastProcessValue = 520;
281 // static int32_t sumError = 0;
282 // int16_t setPoint = ADC_Ref;
283
284 error = ADC_Ref - processValue;
285
286 // Calculate Pterm and limit error overflow
287 if (error > maxError)
288 {
289 p_term = MAX_INT;
290 }
291 else if (error < -maxError)
292 {
293 p_term = -MAX_INT;
294 }
295 else
296 {
297 p_term = P_Factor * error;
298 }
299 //I and D terms currently unused 10/13/2013
300 /*
301 // Calculate Iterm and limit integral runaway
302 temp = sumError + error;
303 if(temp > maxSumError)
304 {
305 i_term = MAX_I_TERM;
306 sumError = maxSumError;
307 }
308 else if(temp < -maxSumError)
309 {
310 i_term = -MAX_I_TERM;
311 sumError = -maxSumError;
312 }
313 else
314 {
315 sumError = temp;
316 i_term = I_Factor * sumError;
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317 }
318
319 Calculate Dterm
320 d_term = D_Factor * (lastProcessValue -
processValue);
321 lastProcessValue = processValue;
322 ret = (( p_term + i_term + d_term)>>Scaling);
323 ret = (( p_term + i_term)>>Scaling);
324 */
325 ret = (( p_term)>>Scaling);
326 if(ret > MAX_INT)
327 {
328 ret = MAX_INT;
329 }
330 else if(ret < - MAX_INT)
331 {
332 ret = - MAX_INT;
333 }
334
335 // Adjusts PWM Duty for all 3 Buck Channels
336 OCR0RAL = OCR0RAL + (int16_t)ret;
337 OCR1SBL = OCR1SBL + (int16_t)ret;
338 OCR2RAL = OCR2RAL + (int16_t)ret;
339 sei();
340 }
341
342 void SCC_Disable(void)
343 {
344 // Clears INT for SCC
345 EIMSK &= ~((1<<INT0)|(1<<INT1)|(1<<INT2)|(1<<INT3)
);
346 TIMSK0 &= ~((1<< OCIE0A)|(1<<OCIE0B));
347 PORTB &= ~((1<<SCC_3)|(1<<SCC_2));
348 PORTC &= ~((1<<SCC_4)|(1<<SCC_1));
349 }
350
351 void SCC_Hard_Init(void)
352 {
353 // Set up timer , enable Timer0 CompA INT
354 TCCR0A |= (1<<WGM01); // Clear on Comp Match
355 OCR0A = (int)((F_CPU/F_HARD) >>1);
356 //Soft -Charging Init Delay
357 OCR0B = (int)((F_CPU/F_HARD) >>2);
358
359 TCCR0B |= (1<<CS00); //Full Clock Freq
360 TIMSK0 |= (1<<OCIE0A); // Compare A INT
361 TCNT0 = 0; // Resets Timer0
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362 sei();
363 }
364
365 ISR(TIMER0_COMP_A_vect) //SCC Hard -Charged
converter
366 {
367 cli();
368 if( (PORTC & (1<<SCC_1)) ) // SCC = Phase 1?
369 {
370 PORTC &= ~((1<<SCC_1)|(1<<SCC_4));
371 //nop();
372 PORTB |= ((1<<SCC_2)|(1<<SCC_3));
373 }
374 else
375 {
376 PORTB &= ~((1<<SCC_2)|(1<<SCC_3));
377 //nop();
378 PORTC |= ((1<<SCC_1)|(1<<SCC_4));
379 }
380 sei();
381 }
382
383 #ifdef EVENRATIO //EVEN Conversion Interrupts
384 // Naked interrupts run about twice as fast
385
386 ISR(TIMER0_COMPB_vect)
387 {
388 cli();
389 // Disables Timer0 INT
390 TIMSK0 &= ~((1<< OCIE0A)|(1<<OCIE0B));
391 if( (PORTC & (1<<SCC_1)) ) // Phase 1 init
392 {
393 EIMSK |= (1<<INT1); // Enables INT1
394 }
395 else
396 {
397 EIMSK |= (1<<INT3); // Enables INT3
398 }
399 sei();
400 }
401
402 ISR(INT0_vect) //Ref 1, Phase 1 Starts
403 {
404 cli();
405 EIMSK &= ~((1<<INT0)); // Disables INT0
406 PORTC |= (1<<SCC_4);
407 EIMSK |= ((1<<INT1)); // Enables INT1
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408 sei();
409 }
410
411 ISR(INT1_vect) //Ref 2, Phase 2’ Starts
412 {
413 cli();
414 EIMSK &= ~((1<<INT1)); // Disables INT1
415 PORTC &= ~((1<<SCC_1)|(1<<SCC_4));
416 nop();
417 PORTB |= (1<<SCC_2);
418
419 // Delay to eliminate False INT
420 for(int i=0;i<=dead;i++)
421 {
422 nop();
423 }
424 //Feed -Forward Duty Adjust
425 OCR0RAL = EvenSet_2;
426 OCR1SBL = EvenSet_2;
427 OCR2RAL = EvenSet_2;
428
429 EIMSK |= ((1<<INT2)); // Enables INT2
430 sei();
431 }
432
433 ISR(INT2_vect) //Ref 3, Phase 2 Starts
434 {
435 cli();
436 EIMSK &= ~((1<<INT2)); // Disables INT2
437 PORTB |= (1<<SCC_3);
438 EIMSK |= ((1<<INT3)); // Enables INT3
439 sei();
440 }
441
442 ISR(INT3_vect) //Ref 4, Phase 1’ Starts
443 {
444 cli();
445 EIMSK &= ~((1<<INT3)); // Disables INT3
446 PORTB &= ~((1<<SCC_2)|(1<<SCC_3));
447 nop();
448 PORTC |= (1<<SCC_1);
449
450 // Delay to eliminate False INT
451 for(int i=0;i<=dead;i++)
452 {
453 nop();
454 }
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455 //Feed -Forward Duty Adjust
456 OCR0RAL = EvenSet_1;
457 OCR1SBL = EvenSet_1;
458 OCR2RAL = EvenSet_1;
459
460 EIMSK |= ((1<<INT0)); // Enables INT0
461 sei();
462 }
463 #endif
464
465 #ifdef TWOPHASEEVEN //TWO PHASE EVEN Conversion INT
466 ISR(TIMER0_COMPB_vect)
467 {
468 cli();
469 // Disables Timer0 INT
470 TIMSK0 &= ~((1<< OCIE0A)|(1<<OCIE0B));
471 if( (PORTC & (1<<SCC_1))) // Phase 1 init
472 {
473 EIMSK |= (1<<INT1); // Enables INT1
474 }
475 else
476 {
477 EIMSK |= (1<<INT3); // Enables INT3
478 }
479 sei();
480 }
481
482 ISR(INT1_vect) //Ref 2, Phase 1->Phase 2
483 {
484 cli();
485 EIMSK &= ~(1<<INT1); // Disables INT1
486 PORTC &= ~((1<<SCC_1)|(1<<SCC_4));
487 nop();
488 PORTB |= ((1<<SCC_2)|(1<<SCC_3));
489
490 // Delay to eliminate False INT
491 for(int i=0;i<=dead;i++)
492 {
493 nop();
494 }
495 //Feed -Forward Duty Adjust
496 OCR0RAL = TwoEvenSet_2;
497 OCR1SBL = TwoEvenSet_2;
498 OCR2RAL = TwoEvenSet_2;
499
500 EIMSK |= (1<<INT3); // Enables INT0
501 sei();
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502 }
503
504 ISR(INT3_vect) //Ref 4, Phase 2 -> Phase 1
505 {
506 cli();
507 EIMSK &= ~(1<<INT3); // Disables INT3
508 PORTB &= ~((1<<SCC_2)|(1<<SCC_3));
509 nop();
510 PORTC |= ((1<<SCC_1)|(1<<SCC_4));
511
512 // Delay to eliminate False INT
513 for(int i=0;i<=dead;i++)
514 {
515 nop();
516 }
517 //Feed -Forward Duty Adjust
518 OCR0RAL = TwoEvenSet_1;
519 OCR1SBL = TwoEvenSet_1;
520 OCR2RAL = TwoEvenSet_1;
521
522 EIMSK |= (1<<INT1); // Enables INT0
523 sei();
524 }
525 #endif
526
527 #ifdef ODDRATIO //ODD Conversion INT
528
529 ISR(TIMER0_COMPB_vect)
530 {
531 cli();
532 // Disables Timer0
533 TIMSK0 &= ~((1<< OCIE0A)|(1<<OCIE0B));
534 if( (PORTC & (1<<SCC_1)) ) // Phase 1 init
535 {
536 EIMSK |= (1<<INT3); // Enables INT3
537
538 }
539 else
540 {
541 EIMSK |= (1<<INT1); // Enables INT1
542 }
543 sei();
544 }
545
546 ISR(INT0_vect) //Ref 1, Phase 1 Starts
547 {
548 cli();
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549 EIMSK &= ~(1<<INT0); // Disables INT0
550 PORTB |= (1<<SCC_3);
551 EIMSK |= (1<<INT1); // Enables INT1
552 sei();
553 }
554
555 ISR(INT1_vect) //Ref 2 , Phase 2 Starts
556 {
557 cli();
558 EIMSK &= ~(1<<INT1); // Disables INT1
559 PORTB &= ~((1<<SCC_2)|(1<<SCC_3));
560 nop();
561 PORTC |= ((1<<SCC_1)|(1<<SCC_4));
562
563 // Delay to eliminate False INT
564 for(int i=0;i<=dead;i++)
565 {
566 nop();
567 }
568 //Feed -Forward Duty Adjust
569 OCR0RAL = OddSet_2;
570 OCR1SBL = OddSet_2;
571 OCR2RAL = OddSet_2;
572
573 EIMSK |= (1<<INT3); // Enables INT2
574 sei();
575 }
576
577 ISR(INT3_vect) //Ref 3 , Phase 1’ Starts
578 {
579 cli();
580 EIMSK &= ~(1<<INT3); // Disables INT3
581 PORTC &= ~((1<<SCC_1)|(1<<SCC_4));
582 nop();
583 PORTB |= ((1<<SCC_2));
584
585 // Delay to eliminate False INT
586 for(int i=0;i<=dead;i++)
587 {
588 nop();
589 }
590 //Feed -Forward Duty Adjust
591 OCR0RAL = OddSet_1;
592 OCR1SBL = OddSet_1;
593 OCR2RAL = OddSet_1;
594
595 EIMSK |= (1<<INT0); // Enables INT0
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596 sei();
597 }
598 #endif
599
600 #ifdef TWOPHASEODD //TWO PHASE ODD Conversion INT
601
602 ISR(TIMER0_COMPB_vect)
603 {
604 cli();
605 // Disables Timer0 INT
606 TIMSK0 &= ~((1<< OCIE0A)|(1<<OCIE0B));
607 if( (PORTC & (1<<SCC_1)) ) // Phase 1 init
608 {
609 EIMSK |= (1<<INT3); // Enables INT3
610
611 }
612 else
613 {
614 EIMSK |= (1<<INT1); // Enables INT1
615 }
616 sei();
617 }
618
619
620 ISR(INT1_vect) //Ref 2, Phase 2 Starts
621 {
622 cli();
623 EIMSK &= ~(1<<INT1); // Disables INT1
624 PORTB &= ~((1<<SCC_2)|(1<<SCC_3));
625 nop();
626 PORTC |= ((1<<SCC_1)|(1<<SCC_4));
627
628 // Delay to eliminate False INT
629 for(int i=0;i<=dead;i++)
630 {
631 nop();
632 }
633 //Feed -Forward Duty Adjust
634 OCR0RAL = TwoOddSet_2;
635 OCR1SBL = TwoOddSet_2;
636 OCR2RAL = TwoOddSet_2;
637
638 EIMSK |= (1<<INT3); // Enables INT3
639 sei();
640 }
641
642 ISR(INT3_vect) //Ref 3, Phase 1 Starts
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643 {
644 cli();
645 EIMSK &= ~(1<<INT3); // Disables INT3
646 PORTC &= ~((1<<SCC_1)|(1<<SCC_4));
647 nop();
648 PORTB |= ((1<<SCC_2)|(1<<SCC_3));
649
650 // Delay to eliminate False INT
651 for(int i=0;i<=dead;i++)
652 {
653 nop();
654 }
655 //Feed -Forward Duty Adjust
656 OCR0RAL = TwoOddSet_1;
657 OCR1SBL = TwoOddSet_1;
658 OCR2RAL = TwoOddSet_1;
659
660 EIMSK |= (1<<INT1); // Enables INT1
661 sei();
662 }
663 #endif
664
665
666 // Initialize PSC0 as PWM#1
667 void PSC0_Init ( void )
668 {
669 PSOC0 |= (1<< POEN0A); //Sets PD0 = PWM1
670 OCR0SAH = HIGH ( SETA );
671 OCR0SAL = LOW ( SETA );
672 OCR0RAH = HIGH ( reset0a ); //Init = 50%
673 OCR0RAL = LOW ( reset0a );
674 OCR0RBH = HIGH ( PWMPeriod ); // Channel Freq
675 OCR0RBL = LOW ( PWMPeriod );
676 PCNF0 &= ~((1<< PMODE01 )|(1<< PMODE00 )); //Ramp
677 PCNF0 |= ((1 << PCLKSEL0 )|(1 << POP0 )); //PLL
678 }
679
680 //Stop PWM#1
681 void PSC0_Stop ( void )
682 {
683 PORTC &= ~(1 << PC3); // Disable Phase 1
684 PSOC0 &= ~(1<< POEN0A); // Disables PD0 = PWM1
685 PCTL0 &= ~(1 << PRUN0 ); //STOP
686 }
687
688 // Initialize PSC1 as PWM#2
689 void PSC1_Init ( void )
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690 {
691 PSOC1 |= (1 << POEN1B); //Sets PB6 = PWM2
692 OCR1RBH = HIGH ( PWMPeriod ); // Channel Freq
693 OCR1RBL = LOW ( PWMPeriod );
694 OCR1SBH = HIGH ( set1b ); //Init = 50%
695 OCR1SBL = LOW ( set1b );
696 PCNF1 &= ~((1<< PMODE11)|(1<<PMODE10)|(1<<POP1));//
Ramp
697 PCNF1 |= ((1 << PCLKSEL0 )); //PLL
698 PFRC1A = 0;
699 PFRC1B = 0;
700 }
701
702 void PSC1_Stop ( void ) //Stop PWM#2
703 {
704 PORTD &= ~(1 << PD1); // Disable pin low PWM2
705 PSOC1 &= ~(1 << POEN1B ); // Disables PB6 = PWM2
706 PCTL1 &= ~(1 << PRUN1 ); //STOP
707 }
708
709 // Initialize PSC2 as PWM#3
710 void PSC2_Init ( void )
711 {
712 PSOC2 |= (1<< POEN2A ); //Sets PB0 = PWM3
713 OCR2SAH = HIGH ( SETA );
714 OCR2SAL = LOW ( SETA );
715 OCR2RAH = HIGH ( reset2a );
716 OCR2RAL = LOW ( reset2a );
717 OCR2RBH = HIGH ( PWMPeriod ); // Channel Freq
718 OCR2RBL = LOW ( PWMPeriod );
719 PCNF2 &= ~((1<< PMODE21)|(1<<PMODE20)); //Ramp
720 PCNF2 |= ((1 <<PCLKSEL0 )|(1<<POP2)); //PLL
721 PFRC2A = 0;
722 PFRC2B = 0;
723 }
724
725 void PSC2_Run ( void )
726 {
727 PCTL2 |= (1<< PRUN2 ); //RUN
728 PORTB |= (1 << PB1); //PWM#3 DISABLE clear
729 }
730
731 void PSC2_Stop ( void )
732 {
733 PORTB &= ~(1 << PB1); // Disable pin low PWM3
734 PSOC2 &= ~(1<< POEN2A ); // Disables PB0 = PWM3
735 PCTL2 &= ~(1 << PRUN2 ); /* Stop !! */
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736 }
737
738 // Initialize PWM Set -ups
739 void PWM3Phase_Init (void)
740 {
741 OCR0RAL = reset0a;
742 OCR1SBL = set1b;
743 OCR2RAL = reset2a;
744 OCR1AH = HIGH (ThreePhaseDelay_1);
745 OCR1AL = LOW (ThreePhaseDelay_1);
746 OCR1BH = HIGH (ThreePhaseDelay_2);
747 OCR1BL = LOW (ThreePhaseDelay_2);
748
749 PSC2_Init ();
750 PSC1_Init ();
751 PSC0_Init ();
752
753 TIMSK1 |= ((1<<OCIE1A)|(1<<OCIE1B)|(1<<TOIE1));
754 TCCR1B |= (1<<CS10);
755
756 PSC2_Run ();
757 TCNT1H = 0;
758 TCNT1L = 0;
759 sei();
760
761 while (!( PORTC & (1 << PC3))); //Waits PWM Init
762
763 TIMSK1 &= ~((1<< OCIE1A)|(1<<OCIE1B)|(1<<TOIE1));
764 TCCR1B &= ~(1<<CS10);
765 }
766
767 void PWM2Phase_Init (void)
768 {
769 OCR1SBL = set1b;
770 OCR2RAL = reset2a;
771 OCR1BH = HIGH (TwoPhaseDelay);
772 OCR1BL = LOW (TwoPhaseDelay);
773
774 PSC2_Init ();
775 PSC1_Init ();
776
777 TIMSK1 |= ((1<<OCIE1B)|(1<<TOIE1));
778 TCCR1B |=(1<<CS10);
779
780 PSC2_Run ();
781 TCNT1H = 0;
782 TCNT1L = 0;
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783 sei();
784 while (!( PORTD & (1 << PD1))); //Waits PWM Init
785
786 TIMSK1 &= ~((1<< OCIE1A)|(1<<OCIE1B)|(1<<TOIE1));
787 TCCR1B &= ~(1<<CS10);
788 }
789
790 void PWM1Phase_Init (void)
791 {
792 OCR2RAL = reset2a;
793 PSC2_Init ();
794 PSC2_Run ();
795 }
796
797 ISR(TIMER1_COMPA_vect) // Starts PSC0
798 {
799 PCTL0 |= (1<< PRUN0 ); //RUN
800 PORTC |= (1 << PC3); //PWM#1 DISABLE clear
801 }
802
803 ISR(TIMER1_COMPB_vect) // Starts PSC1
804 {
805 PCTL1 |= (1<< PRUN1 ); //RUN
806 PORTD |= (1 << PD1); //PWM#2 DISABLE clear
807 }
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